Chap-2 Boolean Algebra

Similar documents
Lecture (05) Boolean Algebra and Logic Gates

Boolean Algebra and Logic Gates

Chapter 2. Boolean Algebra and Logic Gates

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

Chapter 2. Boolean Expressions:

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

2.6 BOOLEAN FUNCTIONS

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

2.1 Binary Logic and Gates

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

Chapter 2 Logic Gates and Introduction to Computer Architecture

Combinational Logic with MSI and LSI

Chapter 2 Boolean algebra and Logic Gates

Combinational Logic & Circuits

1. Mark the correct statement(s)

Experiment 4 Boolean Functions Implementation

Combinational Logic Circuits

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

Introduction to Computer Architecture

Digital Logic Design Exercises. Assignment 1

IT 201 Digital System Design Module II Notes

Simplification of Boolean Functions

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Experiment 3: Logic Simplification

QUESTION BANK FOR TEST

Combinational Logic Circuits

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Chapter 4. Combinational Logic

LECTURE 4. Logic Design

Lecture 5. Chapter 2: Sections 4-7

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

ELCT201: DIGITAL LOGIC DESIGN

This presentation will..

LAB #1 BASIC DIGITAL CIRCUIT

ELCT201: DIGITAL LOGIC DESIGN

CS470: Computer Architecture. AMD Quad Core

Code No: R Set No. 1

Chapter 2: Combinational Systems

Lecture 21: Combinational Circuits. Integrated Circuits. Integrated Circuits, cont. Integrated Circuits Combinational Circuits

01 Introduction to Digital Logic. ENGR 3410 Computer Architecture Mark L. Chang Fall 2006

Digital Techniques. Lecture 1. 1 st Class

Announcements. Chapter 2 - Part 1 1

CS8803: Advanced Digital Design for Embedded Hardware

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

CprE 281: Digital Logic

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Boolean Logic CS.352.F12

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Code No: 07A3EC03 Set No. 1

1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4]

Digital Logic Lecture 7 Gate Level Minimization

Combinational Circuits

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

Gate Level Minimization Map Method

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Combinational Circuits

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits

ENGIN 112. Intro to Electrical and Computer Engineering

Hours / 100 Marks Seat No.

DIGITAL ELECTRONICS. Vayu Education of India

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

GC03 Boolean Algebra

01 Introduction to Digital Logic. ENGR 3410 Computer Architecture Mark L. Chang Fall 2008

Simplification of Boolean Functions

Standard Forms of Expression. Minterms and Maxterms

Reference Sheet for C112 Hardware

Number Systems UNIT. Learning Objectives. 1.0 Introduction

CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN Lecture Notes

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Combinational Circuits Digital Logic (Materials taken primarily from:

Lecture (04) Boolean Algebra and Logic Gates

Lecture (04) Boolean Algebra and Logic Gates By: Dr. Ahmed ElShafee

Injntu.com Injntu.com Injntu.com R16


Module -7. Karnaugh Maps

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Software Engineering 2DA4. Slides 2: Introduction to Logic Circuits

TWO-LEVEL COMBINATIONAL LOGIC

Code No: R Set No. 1

Computer Organization

Unit-IV Boolean Algebra

Computer Organization and Levels of Abstraction

Digital Fundamentals

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

Chapter 6. Logic Design Optimization Chapter 6

Boolean Algebra & Digital Logic

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

Chapter 4: Combinational Logic

UNIT II. Circuit minimization

Logic Gates and Boolean Algebra ENT263

MODULE 5 - COMBINATIONAL LOGIC

X Y Z F=X+Y+Z

Transcription:

Chap-2 Boolean Algebra Contents: My name Outline: My position, contact Basic information theorem and postulate of Boolean Algebra. or project description Boolean Algebra. Canonical and Standard form. Digital Logic Gates. Integrated circuit. Prepared By- Mohammed Abdul Kader Assistant Prof, Dept. of EEE, IIUC

Basic theorem and Properties of Boolean Algebra

Basic theorem and Properties of Boolean Algebra (Cont.)

Basic theorem and Properties of Boolean Algebra (Cont.)

Basic theorem and Properties of Boolean Algebra (Cont.) Proof of By Truth Table Proof of By Truth Table

Basic theorem and Properties of Boolean Algebra (Cont.) Venn Diagram Venn Diagram for two variable Venn Diagram illustration of distributive law

Boolean Function A binary variable can take a value of 0 or, 1. A boolean function is an expression formed with binary variables, the two binary operators OR and AND, unary operator NOT, parenthesis and an equal sign. For a given value of variables, the function either can 0 or 1.

Boolean Function Truth Table of Boolean functions Here, F3 and F4 are same. Two functions of n binary variables are said to be equal if they have same values for all possible 2^n combinations of the n variables.

Boolean Function: Implementation Implementation of Boolean functions with logic gate

Boolean Function: Algebraic Manipulation When a Boolean function is implemented with logic gates, each literal in the function designates an input to a gate and each term is implemented with a gate. The minimization of the number of literals and the number of terms results is a circuit with less equipment.

Boolean Function: Complement of a function Generalized theorems for finding complement-

Boolean Function: Complement of a function

Canonical and Standard forms: Minterms and Maxterms Minterms or standard product: Each row of a truth table can be associated with a minterm, which is a product (AND) of all variables in the function, in direct or complemented form. A minterm has the property that it is equal to 1 on exactly one row of the truth table. Maxterms or standard sums : Each row of a truth table is also associated with a maxterm, which is a sum (OR) of all the variables in the function, in direct or complemented form. A maxterm has the property that it is equal to 0 on exactly one row of the truth table.

Canonical and Standard forms: Minterms and Maxterms Expressing Boolean function by sum of minterms A boolean function may be expressed algebraically from a given truth table by forming a minterm for each combination of the variables which produces a 1 in the function and then taking the OR of all those terms.

Canonical and Standard forms: Minterms and Maxterms Expressing Boolean function by sum of minterms A boolean function may be expressed algebraically from a given truth table by forming a minterm for each combination of the variables which produces a 1 in the function and then taking the OR of all those terms.

Canonical and Standard forms: Minterms and Maxterms Finding Complement of Boolean function by sum of minterms The complement of a Boolean function can be obtained from the truth table by forming a minterm of each combination that produces a 0 in the function and then Oring those terms. The complement of f1 is written as-

Canonical and Standard forms: Minterms and Maxterms Expressing Boolean function by product of maxterms A boolean function may be expressed algebraically from a given truth table by forming a maxterm for each combination of the variables which produces a 0 in the function and then taking the AND of all those terms.

Canonical and Standard forms: Minterms and Maxterms Canonical and Standard forms Boolean functions expressed as a sum of minterms or product of maxterms are said to be in canonical form. The two canonical forms of Boolean algebra are basic forms that one obtain from reading a function from the truth table. These forms are very seldom the ones with least number of literals, because each minterm or maxterm must contain, by defination, all the variables either complemented or uncomplemented. Another way to express Boolean functions is in standard form. In this configuration, the terms that form the function may contain one, two or any number of literal. There are two types of standard forms: the sum of products and product of sums. Sum of products: Product of sums:

Canonical and Standard forms: Minterms and Maxterms Sum of Minterms (Example 2-4) Solution Inclusion of variable B Inclusion of variable C The function has three variables, the first term A is missing two variables B and C The second term missing one variable Inclusion of variable A Combining all terms-

Canonical and Standard forms: Minterms and Maxterms Product of Maxterms (Example 2-5) Solution Converting the function into OR terms using distributive law- Including missing with each term- Combining and avoiding the repeated terms-

Conversion between canonical forms Considering a function- Taking the complement of F Taking the complement of F Similarly,

Digital Logic Gates * A buffer produces the transfer function bust does not produce any particular logic operation, since the binary value of the output is equal to the binary value of the input. The circuit is used merely for power amplification of the signal and is equivalent to two inverters connected is cascade.

Digital Logic Gates The NAND and NOR gates are extensively used as standard logic gates and are in fact more popular than the AND and OR gates. This is because NAND and NOR gates are easily constructed with transistor circuits and because boolean functions can easily implemented with them.

Integrated Circuit: Levels of Integration Small Scale Integration (SSI) devices contain several independent gates in a single package. The inputs and outputs of the gates are connected directly to the pins in the package. The number of gates is usually fewer than 10 and is limited by number of pins available in the IC. Medium-scale integration (MSI) devices have a complexity of approximately 10 to 100 gates in a single package. They usually perform specific elementary digital operations such as decoders, adders or multiplexers. Large-scale integration (LSI) devices contain between 100 and a few thousand gates in a single package. They include digital systems such as processor, memory chips and programmable logic devices. Very large-scale integration (VLSI) devices contain thousands of gates within a single package. Examples are large memory arrays and complex microcomputer chips. Because of their small size and low cost, VLSI devices have revolutionized the computer system design technology, giving the designer the capabilities to create structures that previously were uneconomical

IC digital Logic Families

Positive and Negative Logic Many different logic families of digital IC s have been introduced commercially.

Special Characteristics The characteristics that describe the performance of IC digital logic families are: Fan-out, power dissipation, propagation delay and noise margin. Fan-out specifies the number of standard loads that the output of a gate can drive without impairing its normal operation. A standard load is usually defined as the amount of current needed by an input of another logic gate in the same IC family. Sometimes the term loading is used instead of fan-out. This term is derived from the fact that the output pin of a gate can supply limited current, above which it ceases to operate properly and is said to be overloaded. Power dissipation is the supplied power required to operate the gate. This parameter is expressed in milliwatts (mw) and represents the actual power dissipated in the gate. Propagation delay is the average transition delay time for a signal to propagate from input to output when the binary signals change in value. Propagation delay is expressed in nanoseconds (ns).

Special Characteristics Noise margin is the maximum noise voltage added to the input signal of a digital circuit that does not cause an undesirable change in the circuit output. There are two types of noise to be considered. DC noise is caused by a drift in the voltage level of a signal. AC noise is a random pulse that may be created by other switching signals. Noise margin is expressed in volts (V) and represent the maximum noise signal that can be tolerated by the gate. Table: Typical Characteristics of IC Logic Family