Digital Logic Design. Midterm #1

Similar documents
Digital Logic Design. Midterm #1

Digital Logic Design. Midterm #1

Digital Logic Design. Final Examination

Digital Logic Design. Final Examination

Chapter 2. Boolean Expressions:

Chapter 3. Gate-Level Minimization. Outlines

Boolean Analysis of Logic Circuits

1. Mark the correct statement(s)

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

ENGIN 112. Intro to Electrical and Computer Engineering

Chapter 2 Combinational Logic Circuits

EEE130 Digital Electronics I Lecture #4_1

Combinational Logic Circuits

EE292: Fundamentals of ECE

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Experiment 4 Boolean Functions Implementation

Gate Level Minimization Map Method

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Gate-Level Minimization. section instructor: Ufuk Çelikcan

QUESTION BANK FOR TEST

CprE 281: Digital Logic

Experiment 3: Logic Simplification

Chapter 2 Combinational Logic Circuits


Summary. Boolean Addition

IT 201 Digital System Design Module II Notes

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

ENEL 353: Digital Circuits Midterm Examination

UNCA CSCI 255 Exam 1 Spring February, This is a closed book and closed notes exam. It is to be turned in by 1:45 PM.

MODULE 5 - COMBINATIONAL LOGIC

Gate-Level Minimization

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

DKT 122/3 DIGITAL SYSTEM 1

Chapter 2 Combinational

2.6 BOOLEAN FUNCTIONS

Simplification of Boolean Functions

Unit-IV Boolean Algebra

A graphical method of simplifying logic

ELCT201: DIGITAL LOGIC DESIGN

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

LECTURE 4. Logic Design

Combinational Circuits

that system. weighted value associated with it. numbers. a number. the absence of a signal. MECH 1500 Quiz 2 Review Name: Class: Date:

Standard Boolean Forms

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Digital Logic Design Exercises. Assignment 1

A B AB CD Objectives:

Combinational Logic Circuits

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

LAB #1 BASIC DIGITAL CIRCUIT

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Chapter Three. Digital Components

Gate Level Minimization

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

DIGITAL ELECTRONICS. P41l 3 HOURS

GC03 Boolean Algebra

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits

Chapter 2 Boolean algebra and Logic Gates

ELCT201: DIGITAL LOGIC DESIGN

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,

Chapter 2: Combinational Systems

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

Chapter 6. Logic Design Optimization Chapter 6

SWITCHING THEORY AND LOGIC CIRCUITS

Combinational Logic Circuits Part III -Theoretical Foundations

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

Chap-2 Boolean Algebra

Announcements. Chapter 2 - Part 1 1

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Digital Logic Design (CEN-120) (3+1)

Boolean Function Simplification

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Specifying logic functions

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Code No: R Set No. 1

Lecture 5. Chapter 2: Sections 4-7

Combinational Logic Worksheet

Logic Design: Part 2

CS/EE1012 INTRODUCTION TO COMPUTER ENGINEERING SPRING 2013 HOMEWORK I. Solve all homework and exam problems as shown in class and sample solutions

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

UNIT II. Circuit minimization

5. Minimizing Circuits

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Gate-Level Minimization

4. Write a sum-of-products representation of the following circuit. Y = (A + B + C) (A + B + C)

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

TWO-LEVEL COMBINATIONAL LOGIC

EFFICIENT ON-LINE TESTING METHOD FOR A FLOATING-POINT ADDER

Logic Gates and Boolean Algebra ENT263

Digital Logic Lecture 7 Gate Level Minimization

Transcription:

The University of Toleo f7ms_il7.fm - EES: Digital Logic Design Stuent Name_ Digital Logic Design Miterm # Problems Points. 3. 4 3. 6 4. Total 5 Was the eam fair? yes no //7

The University of Toleo f7ms_il7.fm - EES: Digital Logic Design Stuent Name_ Problem 3 points For full creit, mark your answers yes, no, or not applicable for all offere choices!. The bit strings shown below are vali representations of negative numbers in the four-bit two s complement representation of negative numbers? yes no not applicable. Shown below is the truth table of a boolean function F(A,). Given net to the truth table is a list of boolean function names. Inicate which names in the list are, an which names are not, the name of the function F(A,). A F(A,) yes no not applicable AND, XNOR, NAND, NOR..3 For the four two-level implementation forms of logic gates shown in the table below, write in the types of logic functions that are implementeby the shown two level combinations. TWO-LEVEL IMPLEMENTATION FORMS Two-level ombination Implemente Function NAND-NOR AND NOR-AND NOR NAND-AND AND-OR-INVERT NOR-NOR OR-AND //7

The University of Toleo f7ms_il7.fm - 3 EES: Digital Logic Design Stuent Name_ Problem 4 points Positional representations of the function (i), i=,,3, in various raies are shown in Table. Table function (i) i (i) 5 56 8 (i) s ecimal representation 5 eight-bit base-two representation of (i) -(i) 3-4E 6-78 Problem statement Using the values of function (i), i =,,3, emonstrate an ability to:. convert by han the liste values of (i), i =,,3, to ecimal representation;. convert by han the liste values of (i), i =,,3, to eight-bit two s complement representation; 3. perform by han the subtraction of numbers in two s complement representation. Problem Solution For full creit, eplicit emonstration of unerstaning the following solution steps is epecte.. Epress (i), for i =,,3, in ecimal representation, an epress both, (i) an -(i) in the eightbit base-two representation which uses the two s complement notation for negative numbers. 3 Show your computation on the opposite page, an enter the results into Table. Hint#:Direct conversion from octal an heaecimal to binary representation is easier, an shoul be applie. Stuents are avise to avoi an inirect, e.g. octal ecimal binary conversion. No partial creit will be given for a correct conversion from an erroneous ecimal representation.. Using the eight-bit base-two representation an the two s complement notation for negative numbers, show the calculation of the ifference ()-() when only an aer circuit is available. Hint#:This part of the problem is consiere inepenent of the results of calculation performe in part.. No partial creit will be earne for a correct calculation proceure applie to erroneous binary representations of () an -() - whether taken from Table, or calculate inepenently. = () + = -() -5 = 6 Result of calculation uner. to be grae: (a) memory content: (b) overflow flag: //7

The University of Toleo f7ms_il7.fm - 4 EES: Digital Logic Design Stuent Name_ Problem 3 6 points Equation (3-) shows an incompletely specifie logical/switching function F (A,,,D) in the ecimal lists of sums-of-minterms an on t cares, representation. F (A,,,D) = Σ(,, 3, 4, 5) + (7, 8, 9,,, 3) (3-) Problem statement Demonstrate an ability to:. erive the Truth table an Karnaugh map representations of F,. use the Karnaugh map metho to erive a minimal number of literals POS epression of F, 3. esign the two-level OR-AND an NOR-NOR implementations of the POS form of function F, as specifie in sections 3.3 an 3.4 below. Hint # For full creit: all equations, all answers to questions, all circuit moels an other graphical representations are epecte to be entere into the space esignate for them; all shown numerical results must be precee by the symbolic an numeric epressions whose evaluation prouces these numerical results. Problem Solution For full creit, eplicit emonstration of unerstaning the following solution steps is epecte. 3. Prepare the truth table an the Karnaugh map representations of the function F an show your results in the space reserve for them in Figure 3-. A D F (a) D A (b) F = A(++D)(+) (c) Figure 3- Representation forms of the function F. (a)f s Truth table. (b)f s Karnaugh map. (c)minimum number of literals POS representation of F. //7

The University of Toleo f7ms_il7.fm - 5 EES: Digital Logic Design Stuent Name_ 3. Apply the Karnaugh map minimization metho to erive the Minimum number of literals prouct-of-sums (POS) representation of the function F. Enter the erive algebraic representation of F in the space reserve for Figure 3-(c). 3.3 In the space reserve for Figure 3-(a), prepare a logic circuit iagram of the two-level OR-AND form of implementation of the erive epression 3-(c) of the function F. 3.4 In the space reserve for Figure 3-(b), prepare a logic circuit iagram of the two-level NOR-NOR form of implementation of the erive epression 3-(c) of the function F A A F F D (a) D (b) Figure 3- Two-level implementations of the algebraic epression 3-c of function F. (a) OR-AND implementation. (b)nor-nor implementation of F. //7

The University of Toleo f7ms_il7.fm - 6 EES: Digital Logic Design Stuent Name_ Problem 4 points Given is the epression (4-) of a logical function F. F ( y,y )= y y + y y (4-) Problem Statement Demonstrate an ability to:. apply the algebraic manipulation metho to erive the minimum number of literals sum of proucts (SOP) representation of a logic/switching function F. Hint # For full creit, give answers to all questions, prepare all require circuit iagrams, write all equations for which the space has been reserve, an show all symbolic an numerical epressions whose evaluation prouces shown numerical results. Problem Solution For full creit, eplicit emonstration of unerstaning the following solution steps is epecte. 4. Using the algebraic manipulation metho, erive from the epression (4-) the minimum number of literals SOP (sum of proucts) representation of the logical function (4-). Show your manipulation below, or on the opposite page, an enter the results in the space reserve for equation (4-). F = y y + y y = = y y y y = = (y +y )(y +y ) = = y y +y y = y y Representation of F to be grae: F = y y. +y y (4-) //7