Appendix A. Mk14 Instruction Set Summary

Similar documents
(2) Explain the addressing mode of OR What do you mean by addressing mode? Explain diff. addressing mode for 8085 with examples.


SN8F5000 Family Instruction Set

8085 INSTRUCTION SET INSTRUCTION DETAILS

Assembly Language Programming of 8085

INSTRUCTION SET OF 8085

Assembly Language Programming of 8085

CIS-331 Spring 2016 Exam 1 Name: Total of 109 Points Version 1

CIS-331 Fall 2014 Exam 1 Name: Total of 109 Points Version 1

Microprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman

COSC 243. Instruction Sets And Addressing Modes. Lecture 7&8 Instruction Sets and Addressing Modes. COSC 243 (Computer Architecture)

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

Microcontroller Intel [Instruction Set]

Introduction to Assembly Language Programming (Instruction Set) 1/18/2011 1

CIS-331 Exam 2 Fall 2015 Total of 105 Points Version 1

8051 Overview and Instruction Set

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

LIST OF PROGRAMS. Prg. Name of the Program. 1 Study of Pin Diagram of Study of Architecture of Study of 8085 Kit.

Chapter 3. Z80 Instructions & Assembly Language. Von Neumann Architecture. Memory. instructions. program. data

EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER

CIS-331 Fall 2013 Exam 1 Name: Total of 120 Points Version 1

Its Assembly language programming

Architecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller

CSIS1120A. 10. Instruction Set & Addressing Mode. CSIS1120A 10. Instruction Set & Addressing Mode 1

Chapter. Computer Architecture

CIS-331 Final Exam Spring 2018 Total of 120 Points. Version 1

SC/MP Programming And Assembler Manual

Programming of 8085 microprocessor and 8051 micro controller Study material

68HC11 PROGRAMMER'S MODEL

CIS-331 Exam 2 Fall 2014 Total of 105 Points. Version 1

Disassembly of MC9S12 op codes Decimal, Hexadecimal and Binary Numbers

Disassembly of MC9S12 op codes Decimal, Hexadecimal and Binary Numbers

OSIAC Read OSIAC 5362 posted on the course website

The 6502 Instruction Set

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I

UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING

Example Programs for 6502 Microprocessor Kit

DR bit RISC Microcontroller. Instructions set details ver 3.10

instruction 1 Fri Oct 13 13:05:

ELECTRICAL ENGINEERING

JUMP, LOOP AND CALL INSTRUCTIONS

Week /8086 Microprocessor Programming I

CS2214 COMPUTER ARCHITECTURE & ORGANIZATION SPRING 2014

Assembly Language programming (3)

UNIT-II. Part-2: CENTRAL PROCESSING UNIT

Chapter 9 Computer Design Basics

م.م. ماجد عيدان. Introduction to microprocessor and microcomputer

Q. Classify the instruction set of 8051 and list out the instructions in each type.

Chapter 9. Programming Framework

PERIPHERAL INTERFACING Rev. 1.0

CHAPTER 6 ARITHMETIC, LOGIC INSTRUCTIONS, AND PROGRAMS

AVR ISA & AVR Programming (I) Lecturer: Sri Parameswaran Notes by: Annie Guo

ECED3204: Microprocessor Part I--Introduction

CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMMUNICATION ENGINEERING REG 2008 TWO MARKS QUESTION AND ANSWERS

PESIT Bangalore South Campus

CN310 Microprocessor Systems Design


8051 Microcontroller

Instruction Sets: Characteristics and Functions Addressing Modes

EE309: Computer Organization, Architecture and MicroProcessors. sumantra/courses/up/up.html GND HIGH ORDER ADDRESS BUS

SOEN228, Winter Revision 1.2 Date: October 25,

COMPUTER ORGANIZATION

DE60/DC68 MICROPROCESSORS & MICROCONTROLLERS JUN 2015

Small Computer Monitor User Guide

AVR ISA & AVR Programming (I) Lecturer: Sri Parameswaran Notes by: Annie Guo

ME4447/6405. Microprocessor Control of Manufacturing Systems and Introduction to Mechatronics. Instructor: Professor Charles Ume LECTURE 7

Programming Book Microcontroller Kit. Rev 3.0 January, Wichit Sirichote

The Assembly Language of the Boz 5

Arithmetic and Logic Instructions And Programs

4. Specifications and Additional Information

CIS-331 Exam 2 Spring 2016 Total of 110 Points Version 1

AVR ISA & AVR Programming (I)

Mark II Aiken Relay Calculator

CPU. Fall 2003 CSE 207 Digital Design Project #4 R0 R1 R2 R3 R4 R5 R6 R7 PC STATUS IR. Control Logic RAM MAR MDR. Internal Processor Bus

Instruction set of 8085

SCRAM Introduction. Philipp Koehn. 19 February 2018

MC9S12 Assembler Directives A Summary of MC9S12 Instructions Disassembly of MC9S12 op codes. Summary of HCS12 addressing modes ADDRESSING MODES

H8/300L Series Programming Manual

UNIT I. Differences between: Microcomputer, Microprocessor and Microcontroller

Ex: Write a piece of code that transfers a block of 256 bytes stored at locations starting at 34000H to locations starting at 36000H. Ans.

One subset of FEAL, called FEAL-NX, is N round FEAL using a 128-bit key without key parity.

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples.

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Full file at

; Once Initialized, monitor character in calls to CN05 ; set carry for input, to be tested CN35 C SEC

Small Computer Monitor User Guide

Unit 1 8 BIT MICROPROCESSOR ARCHITECTURE

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT I THE 8085 & 8086 MICROPROCESSORS. PART A (2 Marks)

Subject Code: Model Answer Page No: /25

By: Dr. Hamed Saghaei

Digital IP Cell 8-bit Microcontroller PE80

SAMPLE STUDY MATERIAL

PERIPHERAL INTERFACING Rev. 1.0

S3C80E5/P80E5/C80E7/P80E7 (Preliminary Spec)

Chapter 10 Computer Design Basics

ROM RAM EEPROM STACK $000 $00 $00 1 { INDR } RAM Page 0. RAM Page 1

Introduction to Microprocessor

9/25/ Software & Hardware Architecture

Transcription:

Appendix A Mk14 Instruction Set Summary - SC/MP Instruction Set Summary (by function) - Instruction Execution Times - Opcode index of instruction (numeric-order) - Mnemonic index of instructions (alphabetical-order) 201

Symbols and Notations Used to Express Instruction Execution SYMBOL AND NOTATION AC CY/l data disp EA E i IE m OV PC ptr ptr n:m SIN SOUT SR ( ) [ 1 10+ /\ V ~ > = MEANING 8-bit Accumulator. Carry/Link Flag in the Status Register. Signed 8-bit immediate data field. Displacement; represents an operand in a non memory reference instruction or an address modifier field in a memory reference instruction. It is a signed twos-complement number. Effective Address as specified by the instruction. Extension Register; provides for temporary storage variable displacements and separate serial input/output port. Unspecified bit of a register. Interrupt Enable Flag. Mode bit used in memory reference instructions. Blank parameter sets m = 0 @ sets m = 1. Overflow Flag in the Status Register. Program Counter (Pointer Register 0); during address formation PC points to the last byte of the instruction being executed. Pointer Register (ptr = 0 through 3). The register specified in byte 1 of the instruction. Pointer register bits; n:m = 7 through 0 or 15 through 8. Serial Input pin. Serial Output pin. 8-bit Status Register. Means "contents of." For example (EA) is contents of Effective Address. Means optional field in the assembler instruction format. Ones complement of value to right of Means "replaces." Means "is replaced by." Means "exchange" When used in the operand field of the instruction sets the mode bit (m) to 1 for auto-incrementing/auto-decrementing indexing. Modulo 10 addition. AND operation Inclusive-OR operation. Exclusive-OR operation. Greater than or equal to. Equals. Does not equal. 202

Instruction Execution Times READ WRITE TOTAL i READ WRITE INSTRUCTION CYCLES CYCLES MICROCYCLES INSTRUCTION CYCLES CYCLES MICROCYCLES ADD 3 0 19 JP 2 0 9 11 for Jump ADE 1 0 7 I JZ 2 0 9 11 for Jump ADI 2 0 11 I LD 3 0 18 AND 3 0 18 LDE 1 0 6 ANE 1 0 6 LDI 2 0 10 ANI 2 0 10 NOP 1 0 5 CAD 3 0 20 OR 3 0 18 CAE 1 0 8 ORE 1 0 6 CAl 2 0 12 ORI 2 0 10 I CAS 1 0 6 RR 1 0 5 CCL 1 0 5 RRL 1 0 5 CSA 1 0 5 SCL 1 0 5 DAD 3 0 23 SIO 1 0 5 I DAE 1 0 11 SR 1 0 5 DAI 2 0 15 I SRL 1 0 5 DINT 1 0 6 ST 2 1 18 OLD 3 1 22 XAE 1 0 7 DLY 2 0 13-131593 XOR 3 0 18 HALT 2 0 8 XPAH 1 0 8 len 1 0 6 XPAL 1 0 8 ILD 3 1 22 XPPC 1 0 7 JMP 2 0 11 XRE 1 0 6 JNZ 2 0 911 for Jump XRI 2 0 10 I I

OPCODE INDEX OF INSTRUCTIONS Opcode Mnemonic Operation cycles 00 HALT Pulse H-flag 8 01 XAE Exchange AC and Extension 7 02 CCL Clear Carry/Link 5 03 SCL Set Carry/Link 5 04 DINT Disable Interrupts 6 05 len Enable Interrupts 6 06 CSA Copy Status to AC 5 07 CAS Copy AC to Status 6 08 NOP No Operation 5 19 SIO Serial Input/Output 5 1C SR Shift Right 5 10 SRL Shift Right with CY /L 5 1E RR Rotate Right 5 1F RRL Rotate Right with CY /L 5 30 XPAL Exchange Pointer Low 8 34 XPAH Exchange Pointer High 8 3C XPPC Exchange Pointer with PC 7 40 LDE Load from Extension 6 50 ANE AND Extension 6 58 ORE OR Extension 6 60 XRE Exclusive-OR Extension 6 68 DAE Decimal Add Extension 11 70 ADE Add Extension 7 78 CAE Complement and Add Extension 8 8F DLY Delay 13-131593 90 JMP Jump 11 94 JP Jump If Positive 911 98 JZ Jump If Zero 911 9C JNZ Jump If Not Zero 911 A8 ILD I ncrement and Load 22 B8 DLD Decrement and Load 22 C0 LD Load 18 C4 LDI Load Immediate 10 C8 ST Store 18 D0 AND AND 18 D4 ANI AND Immediate 10 D8 OR OR 18 DC ORI OR Immediate 10 E0 XOR Exclusive-OR 18 E4 XRI Exclusive-OR Immediate 10 E8 DAD Decimal Add 23 EC DAI Decimal Add Immediate 15 F(;J ADD Add 19 F4 ADI Add Immediate 11 F8 CAD Complement and Add 20 FC CAl Complement and Add Immediate 12 204

MNEMONIC INDEX OF INSTRUCTIONS Mnemonic Opcode Description cycles ADD F0 Add 19 ADE 70 Add Extension 7 ADI F4 Add Immediate 11 AND D0 AND 18 ANE 5121 AND Extension 6 ANI D4 AND Immediate 10 CAD F8 Complement and Add 20 CAE 78 Complement and Add Extension 8 CAl FC Complement and Add Immediate 12 CAS 07 Copy AC to Status 6 CCl 02 Clear Carry/Link 5 CSA 06 Copy Status to AC 5 DAD E8 Decimal Add 23 DAE 68 Decimal Add Extension 11 DAI EC Decimal Add Immediate 15 DINT 04 Disable Interrupts 6 DlD B8 Decrement and Load 22 DLY 8F Delay 13-131593 HALT 00 Pulse H-flag 8 len 05 Emable Interrupts 6 ILD A8 Increment and Load 22 JMP 90 Jump 11 JNZ 9C Jump If Not Zero 911 JP 94 Jump If Positive 911 JZ 98 Jump If Zero 911 LD C0 Load 18 LDE 40 Load from Extension 6 LDI C4 Load Immediate 10 NOP 08 No Operation 5 OR D8 OR 18 ORE 58 OR Extension 6 ORI DC OR Immediate 10 RR 1E Rotate Right 5 RRL 1F Rotate Right with Link 5 SCL 03 Set Carry/Link 5 SIO 19 Serial Input/Output 5 SR 1C Shift Right 5 SRl 10 Shift Right with Link 5 ST C8 Store 18 XAE 01 Exchange AC and Extension 7 XOR E() Exclusive-OR 18 XPAH 34 Exchange Pointer High 8 XPAl 3~ Exchange Pointer Low 8 XPPC 3C Exchange Pointer with PC 7 XRE 60 Exclusive-OR Extension 6 XRI E4 Exclusive-OR Immediate 1!J 205

APPENDIX B THE HI-LO GAME This appendix includes a complete listing of the Hi-lo program developed in Chapter 13 0F20 C406 0F22 C901 0F24 01 0F25 40 0F26 02 0F27 EC 01 0F29 01 0F2A C101 0F2C E4 FF 0F2E 98 F5 0F30 40 0F31 CA 12 0F33 C400 0F35 8F 14 0F37 C101 0F39 E4 FF 0F3B 9C F8 0F3D C400 0F3F CA0D 0F41 CA0C 0F43 C400 0F45 CA00 0F47 CA01 0F49 C400 206 START: LOOP: WAIT: NUMRT: GUESS ;Hi-lo Game ;To start game Press '1' to generate random num ;ber from 0 to 99. Enter guess at keyboard - keys ;A to F are read as digit 9. Mk14 compares guess ;with random number when command key is ;pressed. ;ABORT key terminates game. ;When guess is correct Mk 14 shows number of ;guesses and correct number. Next key pressed ;starts game again.. = 0F20 ;First section generates random number 0 to 99. LDI 06 ST 1 (1) XAE LDE Cel DAI +1 XAE LD 1 (1) XRI FF JZ LOOP LDE ST DATA (2) LDI 00 DLY 14 LD 1 (1) XRI FF JNZ WAIT ;Segment code for digit 1 ;liluminate digit ;Initialise count ; Load count ;Increment count ;Test key '1' ;Jump if not pressed ;Store random number ;Clear AC for delay ;Wait 10 ms ;Test key '1' ;Wait if still pressed ;Random number stored in DATA (2) ;Section to initialise display LDI FF ST DDTA (2) LDI 00 ST WORD (2) ST ADL (2) LDI 00 ST DL (2) ST DH (2) LDI 00 ;strictly necessary to ensure ; operation ;Clear Guess Count ;Clear Guess ;Clear Data Field in ;Display

0F4B CA0E ST ADH (2) ;Clear high byte address 0F4D C40137 JS 3DISPA ;Monitor subroutine 0F50 C4 59 33 0F53 3F ;Section to update guess with digit entered 0F54 9016 JMP TEST ;Command key return 0F56 40 LDE ; Load digit 0F57 03 SCL 0F58 FC0A CAl 0A ;Subtract 0A 0F5A 9402 JP NBCD ;Not BCD 0F5C 9003 JMP CaNT 0F5E C409 NBCD: LDI 09 ;Replace with 9 0F60 01 XAE 0F61 C401 37 CaNT: JS 3ADR ;Update Guess 0F64 C41A33 0F67 3F 0F68 9009 JMP NUMRT ;Display Guess ; Intermediate jump to preserve PC-relative ;addressing!ilf6a 9!il A4 START 1: JMP START ;Section to compare Guess in ADL (2) ;with random number.in DATA (2) 0F6C C4 FF TEST: LDI FF 0F6E CA0F ST DDTA (2) ;Set new address flag 0F70 C20D LD WORD (2) 0F72 EC 01 DAI +1 0F74 CA0D ST WORD (2) ;Increment Guess Count 0F76 03 SCL 0F77 C20C LD ADL (2) ;Add DATA and ADL 0F79 EA 12 DAD' DATA (2j 0F7B 9817 JZ EQUAL ;Equal if zero 0F7C 06 CSA 0F7E 940A JP LOW ;Carry = f2i if positive 0F80 C476 HIGH: LDI 'H' ; Load message Hi 0F82 CA 01 ST DH (2) 0F84 C404 LDI 'i' QJF86 CA 0QJ ST DL (2) QJF88 90 BF JMP GUESS 0F8A C438 LOW: LDI 'L' ; Load message Lo 0F8C CA01 ST DH (2) 0F8E C45C LDI '0' 0F90 CA 00 ST DL (2) 0F92 9085 JMP GUESS 0F94 C400 EQUAL: LDI f2if2i 0F96 CA0E ST ADH (2) ;Clear high-order address field 207

0F98 C4 0137 0F9B C4 3F 33 0F9E 3F 0F9F 90 C9 0FA1 90 C7 JS 3DISPD JMP START 1 JMP START 1 ;Begin again ;Definition of address offsets for data storage DL 00 DH 01 ADL 0C WORD 00 ADH 0E DDTA 0F DATA 12 ;Initialise Pointer Registers. = 0FF9. DBYTE 0000 ;Dispiay Pointer.DBYTE 0F00 ;RAM Pointer.END 208

NW1J:; ('cimp PIN 2.) o '" 1.0 :po 'lll R/W 17'3»'2-1>4- :1)5 ])6 117 :zma :BaS (SC.JMI' PI"''> 9-16 : ])1 -]>0 ) AJHR!;SS :sus (SClMI' PINS 2.5-36 =f\o-alli l~k MEMORY EXPANSION OE NR.J;S (sc-imp PIN I) ~.LI- H- 'u. L.L. I I 0 I 0 0 g 0 a 0..D I" o j" II' 0 0 0 "" 0 0 J lp "fo ~"RT"' R RfIIVJ ~ IRo S ONE frill. PER +K "'JEMN~.y. + N!- A 3: ITl 3: ITl X l> " A8 Z VI 11'1 /110 0 :;;0 -< 0 Z RII THI"" CIReul'- ~ILL'" -n+ " [..OCJl'IOv'S 0 z.oo - Otf'CF" IN T lit 1"\\(.14- ME'''-'Ioll.'1 MAP. THE Cll<c<--'l"1" woa."'~ with IS:iL E 5 MKI4-':. 1Al1-r'lou'T AN'I Mol: FI CIlTIONS To -rt+ "111.14- ~oa Q..l:>. -rr-te cdtf LONNEcro/Z. CII"-' e A.EPU1CEJ> WrH A J)OUSLE-SI»E"J> ype AND THE Low0l. UNOSEy CdNNf.C.T'QNS ON '-rtf BcflR-ll CCNI'lEC: ToP wr-ed 1>1R.Ec:TL-/ "-ott SC/NIP PINS 1'''' IN1)cIYT.D. TotE A.f6ulAT<>R WiLL /life" () /-IEA'-- SINK. FoR H)RlEi>. MI< IL\. ~ - I::'SUI; 2- /'0"'''' 4- - :SOME MO"DIFocf\TloNS f'la.e I'JE{.])Cb WRITE fnclosi...:l<>; Fr 'S'.A.E. 'co THf TECf/NI CAL FOITaR. f'ot -f-r-ie rtel'"51-1 IRo. it." m Z 0 X (')