AC701 Ethernet Design Creation October 2014

Similar documents
AC701 Ethernet Design Creation June 2014

KC705 Ethernet Design Creation October 2012

AC701 Built-In Self Test Flash Application April 2015

ZC706 GTX IBERT Design Creation November 2014

ZC706 GTX IBERT Design Creation June 2013

VCU108 Built In Test July 2015

VCU110 GT IBERT Design Creation

KC705 PCIe Design Creation with Vivado August 2012

KC705 Si570 Programming

ML605 Restoring Flash Contents

KC705 Si5324 Design October 2012

ZC702 Si570 Programming June 2012

ZC706 Built-In Self Test Flash Application April 2015

KC705 GTX IBERT Design Creation October 2012

SP605 GTP IBERT Design Creation

VCU110 Software Install and Board Setup October 2015

ML605 PCIe x8 Gen1 Design Creation

ML631 U1 DDR3 MIG Design Creation

ML605 GTX IBERT Design Creation

ML631 U2 DDR3 MIG Design Creation

ML605 FMC Si570 Programming June 2012

SP605 MultiBoot Design

SP605 Standalone Applications

ML605 Built-In Self Test Flash Application

ML605 Built-In Self Test Flash Application

SP605 Built-In Self Test Flash Application

Supported Device Family (1) Supported User Interfaces. Simulation Models Supported S/W Drivers. Simulation. Notes:

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

Quick Front-to-Back Overview Tutorial

PlanAhead Software Tutorial

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation

Vivado Design Suite Tutorial

StickIt! MPU-9150 Manual. How to install and use your new StickIt! MPU-9150 Module

Virtual Input/Output v3.0

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

ISim Hardware Co-Simulation Tutorial: Processing Live Ethernet Traffic through Virtex-5 Embedded Ethernet MAC

Hardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh

EXOSTIV Dashboard Hands-on - MICA board

PetaLinux SDK User Guide. Eclipse Plugin Guide

ISE Tutorial. Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v14.4) December 18, 2012

RTL Design and IP Generation Tutorial. PlanAhead Design Tool

Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v12.3) November 5, 2010

PetaLinux SDK User Guide. Firmware Upgrade Guide

VTR-S1000. Quick-Start Guide. - Decoder Kit. Evaluation and Product Development Platform. Revision SOC Technologies Inc.

Vivado Design Suite User Guide. Designing IP Subsystems Using IP Integrator

ISE Tutorial: Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications

VTR-4000B Evaluation and Product Development Platform. User Guide SOC Technologies Inc.

Hierarchical Design Using Synopsys and Xilinx FPGAs

MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs

Vivado Design Suite Tutorial. I/O and Clock Planning

Vivado Design Suite Tutorial:

Zynq-7000 Platform Software Development Using the ARM DS-5 Toolchain Author: Simon George and Prushothaman Palanichamy

PlanAhead Software Tutorial

Vivado Design Suite User Guide

Vivado Design Suite Tutorial. I/O and Clock Planning

MAC on the HUB. Y. Ermoline, V0.1. This note describe design steps of the MAC on HUB FPGA to work with Ethernet for IPbus.

Accelerating System Designs Requiring High-Bandwidth Connectivity with Targeted Reference Designs

Vivado Design Suite User Guide

I/O Pin Planning Tutorial. PlanAhead Design Tool

LogiCORE IP 3GPP LTE Turbo Encoder v1.0 Bit-Accurate C Model. 3GPP LTE Turbo. [optional] UG490 (v1.0) April 25, 2008 [optional]

Vivado Design Suite Tutorial. Designing with IP

AccelDSP Synthesis Tool

ML605 PCIe x8 Gen1 Design Creation

FMC-MCM-1000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.

Spartan -6 LX150T Development Kit Hardware Co-Simulation Reference Design Tutorial

PlanAhead Software Tutorial

I/O Pin Planning Tutorial. PlanAhead Design Tool

Spartan -6 LX150T Development Kit Hardware Co-Simulation Reference Design User Guide

7 Series FPGAs Memory Interface Solutions (v1.9)

Figure 1 TCL Used to Initialize PS

Building an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial

MAC on the HUB. Y. Ermoline, V0.2a. This note describe design steps of the MAC on HUB FPGA to work with Ethernet for IPbus.

Vivado Design Suite Tutorial. Using Constraints

Virtex-7 FPGA VC7215 Characterization Kit IBERT

MicroZed: Hello World. Overview. Objectives. 23 August 2013 Version 2013_2.01

DG0633 Demo Guide IGLOO2 FPGA CoreTSE MAC 1000 Base-T Loopback Demo - Libero SoC v11.7 SP2

SP605 GTP IBERT Design Creation

I/O Planning Tutorial. PlanAhead Design Tool

Vivado Design Suite User Guide

VTR-2000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.

SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs to operate with SOC hardware devices. You

PlanAhead Software Tutorial

Encoder Core. API Specification. Revision: SOC Technologies Inc.

Vivado Design Suite Tutorial:

Disassemble the machine code present in any memory region. Single step through each assembly language instruction in the Nios II application.

PlanAhead Software Tutorial

Getting Started with the PowerPC and MicroBlaze Development Kit - Virtex-4 FX12 Edition. UG092 (v1.6) June 2, 2008

PetaLinux SDK User Guide. Application Development Guide

AXI4 Interconnect Paves the Way to Plug-and-Play IP

NVMe-IP by AB17 Demo Instruction Rev1.0 4-May-18

ChipScope Pro Software and Cores User Guide

Vivado Design Suite Tutorial: Programming and Debugging

Interlaken IP Core (2nd Generation) Design Example User Guide

Vivado Design Suite Tutorial. Design Flows Overview

Zynq UltraScale+ MPSoC Verification IP v1.0

Zynq-7000 Bus Functional Model

Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit)

Transcription:

AC701 Ethernet Design Creation October 2014 XTP223

Revision History Date Version Description 10/08/14 9.0 Regenerated for 2014.3. 06/09/14 8.0 Regenerated for 2014.2. 04/16/14 6.0 Regenerated for 2014.1. 12/18/13 5.0 Regenerated for 2013.4. 10/23/13 4.0 Regenerated for 2013.3. 06/19/13 3.0 Regenerated for 2013.2. AR55738 fixed. 04/03/13 2.0 Regenerated for 2013.1. AR54163 and AR54165 fixed. Added AR55738. 02/04/13 1.1 As per AR54044, added 2012.4 device pack. Added AR54163, AR54165, and AR54223. 12/18/12 1.0 Initial version. Copyright 2014 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the Information ) is provided AS-IS with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.

Note: This presentation applies to the AC701 Overview AC701 Board AC701 Setup Generate RGMII Ethernet Example Design Modifications to Example Design Compile Example Design Run RGMII Ethernet Example Design References

Artix-7 Ethernet Capability AC701 Supports RGMII Capability RGMII demonstrated in this tutorial Board TX to Host LogiCORE Ethernet Example Design AC701 Ethernet Design Files (2014.3 C) ZIP file Available through http://www.xilinx.com/ac701 LogiCORE IP Tri-Mode Ethernet MAC See PG051 for details

Xilinx AC701 Board

Vivado Software Requirements Xilinx Vivado Design Suite 2014.3, Design Edition

IP License Requirements IP licenses are needed to compile the design in this tutorial: LogiCORE, Ethernet AVB Endpoint, Evaluation License LogiCORE, Tri-Mode Ethernet MAC, Evaluation License LogiCORE, Tri-Mode Ethernet Media Access Controller, Evaluation License Available free of charge at http://www.xilinx.com/getlicense

Wireshark Software Requirement Wireshark Protocol Analyzer available at http://www.wireshark.org/

Generate Ethernet Example Design Open Vivado Start All Programs Xilinx Design Tools Vivado 2014.3 Vivado Select Create New Project

Generate Ethernet Example Design Click Next

Generate Ethernet Example Design Set the Project name and location to ac701_ethernet and C:/ Check Create Project Subdirectory

Generate Ethernet Example Design Select RTL Project Select Do not specify sources at this time

Generate Ethernet Example Design Select the AC701 Board

Generate Ethernet Example Design Click Finish

Generate Ethernet Example Design Click on IP Catalog

Generate Ethernet Example Design Select Tri Mode Ethernet MAC v8.3 under Communication & Networking

Generate Ethernet Example Design Right click on Tri Mode Ethernet MAC Select Customize IP

Generate Ethernet Example Design Make the following settings Set Component Name: ac701_ethernet_rg mii Set the Board Interfaces: ETHERNET: rgmii MDIO: mdio io Click Interface Tab

Generate Ethernet Example Design Make the following settings Select Tri speed Click Features Tab

Generate Ethernet Example Design Make the following settings De-select Half Duplex, AVB, Frame Filter, and Statistics Counters Click OK

Generate Ethernet Example Design Click Generate

Generate Ethernet Example Design Ethernet design appears in Design Sources Wait until checkmark appears on ac701_ethernet_rgmii_synth_1

Compile Example Design Right click on ac701_ethernet_rgmii and Open IP Example Design

Compile Example Design Set the location to C:/ac701_ethernet and click OK

Note: The original project window can be closed Compile Example Design A new project is created Click on Generate Bitstream

Compile Example Design Open and view Implemented Design

Setup for the AC701 Designs Connect a USB Type-A to Micro-B cable to the USB JTAG (Digilent) connector on the AC701 board Connect this cable to your PC Power on the AC701 board

Setup for the AC701 Designs Connect a Ethernet cable to the AC701 Connect this cable to your PC

AC701 Setup Set S2 to 1100 (1 = on, Position 1 Position 4) This selects Gigabit Ethernet, with the packet generator off

Run Ethernet Example Design Click Open Hardware Manager

Run Ethernet Example Design Click Open target and select Auto Connect

Run Ethernet Example Design Select Program device xc7a200t_0

Run Ethernet Example Design The newly created bitstream is default Click Program

Run Ethernet Example Design Open Wireshark Set the Filter to: eth.addr == da:01:02:03:04:05; click Apply Select the Ethernet NIC and click Start

Run Ethernet Example Design Open your Network and Sharing Center control panel Click on Change adapter settings

Run Ethernet Example Design Right click on the Gigabit network connection and select Status The status dialog will show you the speed and number of packets

Run Ethernet Example Design Wireshark should show no packets

Run Ethernet Example Design Set S2 to 1110 (1 = on, Position 1 Position 4) for a moment to run the packet generator Set S2 back to 1100

Run Ethernet Example Design The status dialog shows a few packets received

Run Ethernet Example Design Wireshark captures and displays the actual packets

Run Ethernet Example Design Use the arrow keys to move to the next packet

Run Ethernet Example Design Viewing several packets, you can see a simple changing pattern

References

References Tri-Mode Ethernet Media Access Controller Tri-Mode Ethernet MAC Product Overview http://www.xilinx.com/products/intellectual-property/temac.htm LogiCORE IP Tri-Mode Ethernet MAC Product Guide PG051 http://www.xilinx.com/support/documentation/ip_documentation/ tri_mode_ethernet_mac/v8_3/pg051-tri-mode-eth-mac.pdf

Documentation

Documentation Artix-7 Artix-7 FPGA Family http://www.xilinx.com/products/silicon-devices/fpga/artix-7/index.htm Design Advisory Master Answer Record for Artix-7 FPGAs http://www.xilinx.com/support/answers/51456.htm AC701 Documentation Artix-7 FPGA AC701 Evaluation Kit http://www.xilinx.com/products/boards-and-kits/ek-a7-ac701-g.htm AC701 Getting Started Guide http://www.xilinx.com/support/documentation/boards_and_kits/ac701/2014_1/ ug967-ac701-eval-kit-getting-started.pdf AC701 User Guide http://www.xilinx.com/support/documentation/boards_and_kits/ ac701/ug952-ac701-a7-eval-bd.pdf