Formal Modeling and Analysis of Stream Processing Systems

Similar documents
Formal Modeling and Analysis of Stream Processing Systems

Real-Time Interfaces for Interface-Based Design of Real-Time Systems with Fixed Priority Scheduling

Composing Heterogeneous Components for System-wide Performance Analysis

Cross Clock-Domain TDM Virtual Circuits for Networks on Chips

Modeling Event Stream Hierarchies with Hierarchical Event Models

Alexander Maxiaguine ETH Zürich. Samarjit Chakraborty National University of Singapore. Simon Künzli. Lothar Thiele

On the Use of Greedy Shapers in Real-Time Embedded Systems

Enabling Scheduling Analysis of Heterogeneous Systems with Multi-Rate Data Dependencies and Rate Intervals

Combining Simulation and Formal Methods for System-Level Performance Analysis

Workload Characterization Model for Tasks with Variable Execution Demand

Evaluation and Validation

Modular Performance Analysis of Cyclic Dataflow Graphs

Influence of Different System Abstractions on the Performance Analysis of Distributed Real-Time Systems

Timing Analysis on Complex Real-Time Automotive Multicore Architectures

UNIVERSITÄTSBIBLIOTHEK BRAUNSCHWEIG

Tuning SoC Platforms for Multimedia Processing: Identifying Limits and Tradeoffs

Architecture Modeling and Analysis for Embedded Systems

Application of Network Calculus to the TSN Problem Space

Compositional Schedulability Analysis of Hierarchical Real-Time Systems

Hardware-Software Codesign

Combining Optimistic and Pessimistic DVS Scheduling: An Adaptive Scheme and Analysis

Performance Evaluation of Network Processor Architectures: Combining Simulation with Analytical Estimation

A Worst Case Performance Model for TDM Virtual Circuit in NoCs

Compositional Analysis of Switched Ethernet Topologies

Designing Predictable Real-Time and Embedded Systems

Analysis of AADL Models Using Real-Time Calculus With Applications to Wireless Architectures

TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques

Compositional Analysis of Switched Ethernet Topologies

Estimation of worst case latency of periodic tasks in a real time distributed environment

An example based course curriculum for Performance Evaluation in Distributed Real Time Systems

A Multi-Modal Composability Framework for Cyber-Physical Systems

End-to-end Real-time Guarantees in Wireless Cyber-physical Systems

REVIEW OF PERFORMANCE ANALYSIS METHODS FOR REAL-TIME EMBEDDED SYSTEMS DESIGN

An efficient and simple class of functions to model arrival curve of packetised flows

Performance Evaluation of Scheduling Mechanisms for Broadband Networks

THE DELAY COMPOSITION THEOREM ON PIPELINE SYSTEMS WITH NON-PREEMPTIVE PRIORITY VARYING SCHEDULING ALGORITHMS YI LU THESIS

Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems

Distributed Operation Layer

Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip

System Architecture Evaluation Using Modular Performance Analysis - A Case Study

Analysis of IP-based Real-Time In-Car Networks with Network Calculus Revsbech, Kasper; Nielsen, Jimmy Jessen; Harritsø, Kevin; Steffen, Rainer

Computer-Aided Recoding for Multi-Core Systems

Control Performance-Aware System Level Design

YOUNGMIN YI. B.S. in Computer Engineering, 2000 Seoul National University (SNU), Seoul, Korea

Event Count Automata: A State-based Model for Stream Processing Systems

Timing Analysis of Distributed End-to-End Task Graphs with Model-Checking

Model transformation and scheduling analysis of an AUTOSAR system

Embedded software design with Polychrony

Timing analysis and timing predictability

Model-based Analysis of Event-driven Distributed Real-time Embedded Systems

Stochastic Delay Analysis for Protocols with Self-similar Traffic

Breaking Down Complexity for Reliable System-Level Timing Validation

T-Spec Examples for Audio-Video Bridging. Osama Aboul-Magd

A Survey of Deterministic and Stochastic Service Curve Models in the Network Calculus

Real-Time Communications. LS 12, TU Dortmund

Hardware-Software Codesign. 6. System Simulation

Stochastic upper bounds for heterogeneous flows using a Static Priority Queueing on an AFDX network

Router Design: Table Lookups and Packet Scheduling EECS 122: Lecture 13

Efficient Modeling of Embedded Systems using Designer-controlled Recoding. Rainer Dömer. With contributions by Pramod Chandraiah

Generalization of the RIN Result to Heterogeneous Networks of Aggregate Schedulers and Leaky Bucket Constrained Flows

Probabilistic Worst-Case Response-Time Analysis for the Controller Area Network

Alternative titles/subtitles

Wireless Sensor Actuator Networks

Dynamic Flow Regulation for IP Integration on Network-on-Chip

Schedulability Analysis of AADL Models

Scheduling. Scheduling algorithms. Scheduling. Output buffered architecture. QoS scheduling algorithms. QoS-capable router

ECE 448 Lecture 15. Overview of Embedded SoC Systems

Effective Memory Access Optimization by Memory Delay Modeling, Memory Allocation, and Slack Time Management

Distributed Operation Layer Integrated SW Design Flow for Mapping Streaming Applications to MPSoC

The DiscoDNC v2 A Comprehensive Tool for Deterministic Network Calculus

Systems. Roland Kammerer. 10. November Institute of Computer Engineering Vienna University of Technology. Communication Protocols for Embedded

Embedded Software Engineering

Com S 611 Spring Semester 2007 Discrete Algorithms for Mobile and Wireless Networks. Lecture 3: Tuesday, 23rd January 2007

nalysis, Control, and Design of Stochastic Flow Systems Limited Storage

Formal Timing Analysis of Ethernet AVB for Industrial Automation

GTS Allocation Analysis in IEEE for Real-Time Wireless Sensor Networks

ProtEx: A TOOLKIT FOR THE ANALYSIS OF DISTRIBUTED REAL-TIME SYSTEMS

IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 44, NO. 3, MAY Application of Network Calculus to Guaranteed Service Networks

Introduction: Two motivating examples for the analytical approach

A NEW ALGORITHM FOR JITTER CONTROL IN WIRELESS NETWORKS FOR QUALITY OF SERVICE

A Test Case Generation Algorithm for Real-Time Systems

Comparison of pre-backoff and post-backoff procedures for IEEE distributed coordination function

Kommunikationssysteme [KS]

Real-time Performance Evaluation of Line Topology Switched Ethernet

Modelling, Analysis and Scheduling with Dataflow Models

Hardware Software Partitioning of Multifunction Systems

UNIVERSITÄTSBIBLIOTHEK BRAUNSCHWEIG

Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip

A Compositional Framework for End-to-End Path Delay Calculation of Automotive Systems under Different Path Semantics

TIMES A Tool for Modelling and Implementation of Embedded Systems

This project has received funding from the European Union s Horizon 2020 research and innovation programme under grant agreement No

Incremental Schedulability Analysis of Hierarchical Real-Time Components

A Min, + System Theory for Constrained Traffic Regulation and Dynamic Service Guarantees

Design Space Exploration of Network Processor Architectures

The effect of per-input shapers on the delay bound in networks with aggregate scheduling

A Business Aware Transaction Framework for Service Oriented Environments

Compositional Performance Analysis in Python with pycpa

Real-Time Protocol (RTP)

The Arbitrated Network Control Systems Approach to CPS

PROBABILISTIC SCHEDULING MICHAEL ROITZSCH

Transcription:

Formal Modeling and Analysis of Stream Processing Systems (cont.) Linh T.X. Phan March 2009 Computer and Information Science University of Pennsylvania 1

Previous Lecture General concepts of the performance analysis and design of stream processing systems Simulation vs formal analysis Existing formal analysis methods: pros and cons Real-Time Calculus (RTC) High-level overview Count-based abstraction Definition of arrival and service functions 2

Real-Time Calculus (cont.) A brief introduction to RTC Refer to reading list for more! Materials are based on Le Boudec and Thiran s book on Network Calculus The MPA framework 3

Recall Event Streams Infinite sequences of data items (events) A concrete arrival pattern can be described as a cumulative function R(t) R(t) = #items arrive in the time interval [0,t) All possible arrival patterns of an event stream is abstracted as an arrival function α(δ) [α l (Δ), α u (Δ)] : the min. and max. number of events that arrive in any time interval of length Δ 4

An Arrival Pattern # events R(t) = number of events that arrive in [0,t) 10 R(t) 5 0 t #events that arrive in [t, t+δ) is: R(t+Δ) - R(t) 5

Arrival Function of A Set of Concrete Patterns # events α u (Δ) R 1 (t) 10 R 2 (t) α l (Δ) 5 0 6

Recall Resources A concrete service pattern how much and when the resource is available captured as a cumulative function C(t) which gives the amount of resource units available in time interval [0,t) All possible service patterns of a resource is abstracted as a service function β (Δ) [β l (Δ), β u (Δ)] : the min. and max. number of resource units available (or the number of events that can be processed) in any time interval of length Δ 7

Service Function of A Set of Concrete Patterns # events β u (Δ) C 1 (t) 10 C 2 (t) β l (Δ) 5 0 8

Examples of Arrival and Service Functions 9

Standard Event Streams p: period j: jitter d: minimum inter-arrival distance 10

11

12

Common Resources The processor is always available f = processor frequency 13

Bounded Delay f = frequency D = bounded delay 14

TDMA Resource A shared resource of bandwidth B n applications: App 1,, App n TDMA policy a resource slot of length s i is assigned to App i in every cycle of length c the resource given to App i is bounded by 15

TDMA Resource 16

RTC Performance Model backlog = Buf(α,β) β(δ) delay = Del(α,β)? α(δ) α (Δ)? α = f α (α,β) β (Δ)? β = f β (α,β) The functions f α, f β, Buf, Del must take into account the scheduling policy and the processing semantics of the component 17

Processing Model: Abstract Component Relate input arrival/service functions and output arrival and service functions maximum backlog maximum delay The computation must capture the way input event streams are processed by the resource Vary depending on the scheduling policy and processing semantics, but always deterministic Based on min-plus and max-plus algebra 18

A concrete system component C(t) a service pattern of the available resource an arrival pattern of the input stream R(t) a service pattern of the remaining resource GPC? C (t)? R (t) an arrival pattern of the output stream 19

Greedy Processing Component Triggered by incoming events a preemptive task is instantiated to process each arrival event Events are processed in a greedy fashion and FIFO order subjected to resource availability waiting events are stored in the input buffer Backlog at time t B(t) = #events in the buffer at time t Delay at time t d(t) = the maximum processing time (including waiting time) of an event arriving before t 20

C(t) R(t) GPC R (t) continue to process again C (t) no cycle to process unused resource R (t) no additional output events u 0 buffer empty here! 21

GPC: Output Stream For all u t: R (u) R(u) and R (t) R (u) + C(t) - C(u) #output-events in [0,u) is no more than #input-events in [0,u) #output-events in [u,t) is no more than #events that can be processed in [u,t) Hence, R (t) R(u) + C(t) - C(u) Let u 0 be the last instant before t at which B(u 0 ) = 0 R (u 0 ) = R(u 0 ); R (t) = R(u 0 ) + C(t) - C(u 0 ) Thus, R (t) = R (u 0 ) + C(t) - C(u 0 ) 22

R(t) C(t) GPC R (t) Conservative use of resource: C(t) = C (t) + R (t) C (t) unused resource R (t) C (t) u 0 GPC: Remaining Resource 23

R(t) C(t) GPC R (t) Backlog at time t: Maximum backlog: B(t) = R(t) - R (t) B max = max t 0 B(t) C (t) B(t) R (t) GPC: Backlog u 0 24

R(t) C(t) GPC R (t) Delay at time t : d(t) = min{ λ : R (t+ λ) R(t)} C (t) d(u) R (t) GPC: Delay u 0 u 25

An abstract system component β(δ) the service function of the available resource the arrival function of the input stream α(δ) GPC? α (Δ) the arrival function? of the output stream β (Δ) the service pattern of the remaining resource 26

Basic Min-plus/Max-plus Operators Min-plus convolution and de-convolution Max-plus convolution and de-convolution 27

e.g. Min-Conv of Convex Piecewise Linear Curves f g 3 3 4 2 2 1 1 Label segments in increasing slope order Connect segments end to end with increasing slope 28

Basic Min-plus/Max-plus Operators Recall for all t, Δ 0 Valid arrival and service functions for a given R(t) and C(t) 29

GPC: Output Bounds 30

Compute α u - Intuitive Idea 31

GPC: Backlog and Delay Bounds 32

GPC: Backlog and Delay Bounds Maximum vertical distance Maximum horizontal distance 33

Scheduling Multiple Event Streams Fixed Priority: video stream has higher priority than audio stream process the video stream first remaining resource is used to process the audio stream 34

Fixed Priority Scheduling 35

TDMA Scheduling b i : computed based on the length of the TDMA cycle c and the slot s i 36

Modular Performance Analysis using RTC 37

Mixed Hierarchical Scheduling 38

The RTC Toolbox www.mpa.ethz.ch/rtctoolbox 39

The RTC Toolbox www.mpa.ethz.ch/rtctoolbox 40

RTC - Summary Modeling: count-based abstraction captures burstiness of event streams and variability of the resources as functions Analysis: min-plus and max-plus algebra can be computed efficiently with tool support Modular and compositional possible combination with other methods, e.g. standard event models, ECA, simulation Modeling of state-dependencies is difficult extension of RTC: an active area of study various work combines concepts in RTC with automata 41

Real-Time Calculus: References and Readings 1. Jean-Yves Le Boudec and Patrick Thiran: "Network Calculus", Lecture Notes in Computer Science 2050, Springer Verlag, January 2004 (Chapter 1 & 3) 2. Francois Baccelli, Guy Cohen, Geert Jan Olsder and Jean-Pierre Quadrat: "Synchronization and Linearity: An Algebra for Discrete Event Systems", Wiley, 1992 3. Samarjit Chakraborty, Simon Künzli, Lothar Thiele: "A General Framework for Analysing System Properties in Platform-Based Embedded System Designs", IEEE Design Automation & Test in Europe (DATE), 2003 4. Alexander Maxiaguine, Samarjit Chakraborty, Simon Künzli and Lothar Thiele: "Evaluating Schedulers for Multimedia Processing on Buffer-Constrained SoC Platforms", IEEE Design & Test of Computers, special issue on Embedded Systems for Real-Time Multimedia, Sep-Oct 2004 5. Many other papers can be found in the RTC Toolbox website 42

References and Readings Other Formal Analysis Methods 1. Kai Richter and Rolf Ernst: "Event Model Interfaces for Heterogeneous System Analysis", Design Automation and Test in Europe Conference (DATE), 2002 2. Kai Richter, Dirk Ziegenbein, Marek Jersak, and Rolf Ernst: "Model Composition for Scheduling Analysis in Platform Design", 39th Design Automation Conference (DAC), 2002 3. Insik Shin, Insup Lee: "Compositional Real-Time Scheduling Framework," Proceedings of the 25th IEEE Real-Time Systems Symposium, RTSS 2004, pp. 57-67, Lisbon, Portugal, December 2004 4. Samarjit Chakraborty, Linh T.X. Phan and P.S. Thiagarajan: "Event Count Automata: A State-based Model for Stream Processing Systems, 26th IEEE Real- Time Systems Symposium (RTSS), Miami, Florida, Dec 2005 5. C. Norstrom, A. Wall and W. Yi: "Timed automata as task models for event-driven systems", 6th International Workshop on Real-Time Computing and Applications Symposium (RTCSA), Hong Kong, China, 1999 43

Hybrids of RTC and others: References and Readings 1. Samarjit Chakraborty, Simon Künzli, Lothar Thiele, Andreas Herkersdorf and Patricia Sagmeister: "Performance Evaluation of Network Processor Architectures: Combining Simulation with Analytical Estimation", Computer Networks, 41(5):641-665, 2003 [RTC+Simulation] 2. Linh T.X. Phan, Samarjit Chakraborty, P. S. Thiagarajan, and Lothar Thiele: "Composing Functional and State-based Performance Models for Analyzing Heterogeneous Real-Time Systems", 28th IEEE Real-Time Systems Symposium (RTSS), Tucson, Arizona, Dec 2007 [RTC+ECA] 3. S. Kunzli, A. Hamann, R. Ernst and L. Thiele: "Combined approach to system level performance analysis of embedded systems", 13th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)}, Salzburg, Austria, 2007 [RTC+SEM] 4. Linh T.X. Phan, Samarjit Chakraborty, and P. S. Thiagarajan: A Multi-Mode Real- Time Calculus, 29th IEEE Real-Time Systems Symposium (RTSS), Barcelona, Spain, Dec 2008 [Multi-mode version of RTC] 44

Reference and Readings Simulation and Trace-based Analysis 1. Kanishka Lahiri, Anand Raghunathan and Sujit Dey: "System-Level Performance Analysis for Designing On-Chip Communication Architectures", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, June 2001 2. Kanishka Lahiri, Anand Raghunathan and Sujit Dey: "Efficient Exploration of the SoC Communication Architecutre Design Space", International Conference on Computer-Aided Design (ICCAD), November 2000 3. http://www.simplescalar.com/ 4. http://www.systemc.org/ 45

linhphan AT seas.upenn.edu Office: Room 279 South 46