ELEC 204 Digital System Design LABORATORY MANUAL

Similar documents
ECE 4305 Computer Architecture Lab #1

Xilinx Tutorial Basic Walk-through

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim. ver. 1.5

Getting started with the Xilinx Project Navigator and the Digilent BASYS 2 board.

Lab 6 : Introduction to Verilog

CPLD Experiment 4. XOR and XNOR Gates with Applications

Revision: February 27, E Main Suite D Pullman, WA (509) Voice and Fax

CCE 3202 Advanced Digital System Design

Programming Xilinx SPARTAN 3 Board (Simulation through Implementation)

Tutorial on FPGA Design Flow based on Xilinx ISE WebPack and ModelSim. ver. 2.0

Laboratory #Intro to Xilinx ISE and CR-2 Kit ECE 332

ELEC 4200 Lab#0 Tutorial

EE 1315 DIGITAL LOGIC LAB EE Dept, UMD

FPGA Design Tutorial

Circuit design with configurable devices (FPGA)

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack andisim. ver. 1.0

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim. ver. 1.3

LABORATORY # 6 * L A B M A N U A L. Datapath Components - Adders

Introduction. About this tutorial. How to use this tutorial

Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web:

TUTORIAL On USING XILINX ISE FOUNDATION DESIGN TOOLS: Mixing VHDL and Schematics

After opening the Programs> Xilinx ISE 8.2i > Project Navigator, you will come to this screen as start-up.

Verilog Design Entry, Synthesis, and Behavioral Simulation

Digital Circuit Design Using Xilinx ISE Tools

CCE 3202 Advanced Digital System Design

Actel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial

Tutorial on FPGA Design Flow based on Aldec Active HDL. Ver 1.5

Xilinx ISE/WebPack: Introduction to Schematic Capture and Simulation

Design a three-input, two-output sequential digital circuit which functions as a digital locking mechanism. LOCK ALARM

Revision: February 26, E Main Suite D Pullman, WA (509) Voice and Fax

DIGITAL LOGIC WITH VHDL (Fall 2013) Unit 1

Revision: February 27, E Main Suite D Pullman, WA (509) Voice and Fax

Lab 3 Sequential Logic for Synthesis. FPGA Design Flow.

and 32 bit for 32 bit. If you don t pay attention to this, there will be unexpected behavior in the ISE software and thing may not work properly!

ECE 491 Laboratory 1 Introducing FPGA Design with Verilog September 6, 2004

FPGA Design Flow 1. All About FPGA

EE 367 Logic Design Lab #1 Introduction to Xilinx ISE and the ML40X Eval Board Date: 1/21/09 Due: 1/28/09

1 Discussion. 2 Pre-Lab

Programmable Logic Design I

AccelDSP tutorial 2 (Matlab.m to HDL for Xilinx) Ronak Gandhi Syracuse University Fall

Revision: January 28, Henley Court Pullman, WA (509) Voice and Fax

Tutorial on FPGA Design Flow based on Aldec Active HDL. ver 1.7

Tutorial on FPGA Design Flow based on Aldec Active HDL. Ver 1.5

ISE Design Suite Software Manuals and Help

Xilinx ISE Synthesis Tutorial

Tutorial - Using Xilinx System Generator 14.6 for Co-Simulation on Digilent NEXYS3 (Spartan-6) Board

Logic Implementation on a Xilinx FPGA using VHDL WWU Linux platform assumed. rev 10/25/16

UNIVERSITI MALAYSIA PERLIS

ECE 436 Laboratory 4 TARGETING THE XESS PROTO-BOARD AND PHYSICAL TESTING WITH A LOGIC ANALYZER

Xilinx Schematic Entry Tutorial

ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING. EEM Digital Systems II

Board-Data Processing. VHDL Exercises. Exercise 1: Basics of VHDL Programming. Stages of the Development process using FPGA s in Xilinx ISE.

5 January ModelSim v5.7 Quick Reference Guide

Boise State University Digital Systems Laboratory

EXPERIMENT NUMBER 7 HIERARCHICAL DESIGN OF A FOUR BIT ADDER (EDA-2)

ECT 224: Digital Computer Fundamentals Using Xilinx StateCAD

Altera Quartus II Tutorial ECE 552

Logic Implementation on a Xilinx FPGA using VHDL WWU Linux platform assumed. rev 11/01/17

Corona (MAXREFDES12#) Nexys 3 Quick Start Guide

Laboratory of Digital Circuits Design: Design, Implementation and Simulation of Digital Circuits Using Programmable Devices

Advanced module: Video en/decoder on Virtex 5

Lab 1: Introduction to Verilog HDL and the Xilinx ISE

Introduction to Schematic Entry using Xilinx ISE and Digital Logic Simulation using ModelSim MXE

To practice combinational logic on Logisim and Xilinx ISE tools. ...

COS/ELE 375 Verilog & Design Tools Tutorial

Programmable Logic Design Techniques I

Quick Front-to-Back Overview Tutorial

Corona (MAXREFDES12#) ZedBoard Quick Start Guide

VIVADO TUTORIAL- TIMING AND POWER ANALYSIS

EET2141 Project 2: Binary Adder Using Xilinx 7.1i Due Friday April 25

Tutorial: Working with Verilog and the Xilinx FPGA in ISE 9.2i

Tutorial: Working with the Xilinx tools 14.4

Getting Started with Xilinx WebPack 13.1

Verilog Simulation Mapping

Nexys 2 board tutorial (Decoder, ISE 12.2) Jim Duckworth, August 2010, WPI. Digilent Adept Programming Steps added by Zoe (Zhu Fu)

Xilinx Project Navigator Reference Guide

Lab 3 Verilog Simulation Mapping

MicroBlaze Tutorial on EDK 10.1 using Sparatan III E Behavioural Simulation of MicroBlaze System

TLL5000 Electronic System Design Base Module. Getting Started Guide, Ver 3.4

CSE 591: Advanced Hardware Design and Verification (2012 Spring) LAB #0

Nexys 2/3 board tutorial (Decoder, ISE 13.2) Jim Duckworth, August 2011, WPI. (updated March 2012 to include Nexys2 board)

Using the Xilinx CORE Generator in Foundation ISE 3.1i with ModelSim

Laboratory Exercise #6 Introduction to Logic Simulation and Verilog

CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND:

Lab 3 Finite State Machines Movie Ticket Dispensing Machine

Vivado Tutorial. Introduction. Objectives. Procedure

Experiment 3 Introduction to Verilog Programming using Quartus II software Prepared by: Eng. Shatha Awawdeh, Eng.Eman Abu_Zaitoun

Tutorial on FPGA Design Flow based on Aldec Active HDL. ver 1.6

Institute of Engineering & Management

Don t expect to be able to write and debug your code during the lab session.

EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 6: Quartus II Tutorial and Practice. Name: Date:

Carmel (MAXREFDES18#) LX9 MicroBoard Quick Start Guide

Building Combinatorial Circuit Using Behavioral Modeling Lab

Digital Design Using VHDL Using Xilinx s Tool for Synthesis and ModelSim for Verification

University of California, Davis Department of Electrical and Computer Engineering. Lab 1: Implementing Combinational Logic in the MAX10 FPGA

MANUAL XILINX ISE PROJECT NAVIGATOR

Digital Logic Design Lab

NEXYS4DRR board tutorial

Alameda (MAXREFDES24#) ZedBoard Quick Start Guide

Commas and Data Alignment Lab

Transcription:

ELEC 204 Digital System Design LABORATORY MANUAL : Introductory Tutorial For Xilinx ISE Foundation v10.1 & Implementing XOR Gate College of Engineering Koç University Important Note: In order to effectively utilize the laboratory sessions, you should read the manual and prepare the experiments before the sessions.

1. Objectives: Become familiar with the Xilinx ISE Foundation software package o Foundation Project Navigator o Foundation ECS Schematic Editor o Foundation ModelSim Logic Simulator Become familiar with Pegasus board o Downloading your designs into your Pegasus board o Testing your designs on board Create schematics and macros within a new project Simulate your schematics Loading bit stream into Pegasus board & testing 2. Equipments: BASYS2 Board Pentium PC Cables/wires to connect them 3. Procedure: i. Read the Introductory Tutorial for Xilinx ISE Foundation v10.1 ii. Go through the steps of the tutorial and implement the given logic function. iii. Implement the XOR Gate. 4. Assessment: Write a report summarizing the exact procedure you used to test your circuit. Describe any problems you encountered, how you knew that the circuit was functioning properly. Present the schematic diagrams of your design. Make your comments and state your conclusions for the experiment.

Introductory Tutorial for Xilinx ISE Foundation v10.1 Step 1: Start Foundation From the Start menu, launch ISE Foundation Project Navigator From File menu, select New Project and hit OK. Name the new project Lab1 ; Select Top-Level Module Type HDL and click on Next.

Change the contents of the boxes as shown below and click on Next Click on New Source in the new window

Select VHDL Module from the list and enter the file name, then click on Next Enter the input and output names and click on Next

Check the summary and click on Finish Step 2: Writing the VHDL Code Write the VHDL code as follows

Step 3: Simulator Select Project New Source. In the dialog box, select Test Bench Waveform as the source type. Name it Lab1_tbw. Modify the following window as seen below and click on Finish:

Using the mouse enter some waveform for the input signals Select the Behavioral Simulation form the drop box as seen below: Double click on the Simulate Behavioral Model to start the simulation

You should get the results as seen below: Step 4: Specifying Pin Numbers Select Lab1.vhd and from the User Constraints select the Floorplan IO Pre Synthesis Address the input-output pins as seen below, read the LOC from the board.

Step 5: Implement Double click on Generate Programming File. This will create the.bit file that we are going to download to the board. Step 6: Downloading the bitstream to the Board Go to the directory that you have saved your project and copy the.bit file that you generated to an easy to access directory. Open the Digilent Adept program, browse your.bit file to load and click Program.

Implementing XOR Gate Problem: Create an XOR gate using Figure 1 as a guide. X Y INV AND 2 INV AND 2 OR2 Z Refer to the steps in the introductory tutorial and turn in 1. XOR gate schematic 2. XOR gate simulation results a. truth table verification b. inputs transitioned from 0s to 1s 3. Show that your implementation works properly on the FPGA board.

2024 © technodocbox.com Privacy Policy | Terms of Service | Feedback