Computer Systems and Networks. ECPE 170 Jeff Shafer University of the Pacific. Exam 1 Review

Similar documents
CDA 3103 Computer Organization Exam 1 (Sep. 22th, 2014)

LOGIC DESIGN. Dr. Mahmoud Abo_elfetouh

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Arab Open University. Computer Organization and Architecture - T103

QUESTION BANK FOR TEST

Code No: R Set No. 1

Code No: 07A3EC03 Set No. 1

CONCORDIA UNIVERSITY Department of Computer Science and Software Engineering COMP 228/4 Section PP Midterm Exam

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Question Total Possible Test Score Total 100

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Problem Points Your Points Total 80

COMPUTER ARCHITECTURE AND DIGITAL DESIGN

Introduction to Computer Science. Homework 1

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

Simplification of Boolean Functions

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

Code No: R Set No. 1

OCR H446 A-Level Computer Science

ECE 20B, Winter Purpose of Course. Introduction to Electrical Engineering, II. Administration

Systems Programming. Lecture 2 Review of Computer Architecture I

Philadelphia University Student Name: Student Number:

ENGIN 112 Intro to Electrical and Computer Engineering

10.1. Unit 10. Signed Representation Systems Binary Arithmetic

CDS130 Mid-term exam: Sample

Final Exam Review. b) Using only algebra, prove or disprove the following:

R10. II B. Tech I Semester, Supplementary Examinations, May

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Digital Logic Lecture 7 Gate Level Minimization

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

Code No: R Set No. 1

Chapter 1. Data Storage Pearson Addison-Wesley. All rights reserved

Experiment 3: Logic Simplification

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

Review: Standard forms of expressions

LOGIC CIRCUITS. Kirti P_Didital Design 1

Gate Level Minimization

1. Which of the following Boolean operations produces the output 1 for the fewest number of input patterns?

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

SWITCHING THEORY AND LOGIC CIRCUITS

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

CS 261 Fall Binary Information (convert to hex) Mike Lam, Professor

Standard Forms of Expression. Minterms and Maxterms

Digital Logic Design Exercises. Assignment 1

Final Exam Solution Sunday, December 15, 10:05-12:05 PM

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Good Evening! Welcome!

Floa=ng- Point Numbers

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

Computer Systems and Networks. ECPE 170 Jeff Shafer University of the Pacific. Exam Review

Gate-Level Minimization

CS429: Computer Organization and Architecture

What s inside your computer? Session 3. Peter Henderson

FPGA: FIELD PROGRAMMABLE GATE ARRAY Verilog: a hardware description language. Reference: [1]

Chapter 2 Combinational Logic Circuits

Boolean Logic CS.352.F12

R07

END-TERM EXAMINATION

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

VALLIAMMAI ENGINEERING COLLEGE

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

10EC33: DIGITAL ELECTRONICS QUESTION BANK

01 Introduction to Digital Logic. ENGR 3410 Computer Architecture Mark L. Chang Fall 2008

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

The Memory Component

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

60-265: Winter ANSWERS Exercise 4 Combinational Circuit Design

Computer Systems and Networks. ECPE 170 Jeff Shafer University of the Pacific. MARIE Simulator

Fundamentals of Programming

HW #5: Digital Logic and Flip Flops

Digital Systems and Binary Numbers

ENGIN 112 Intro to Electrical and Computer Engineering

3. According to universal addressing, what is the address of vertex d? 4. According to universal addressing, what is the address of vertex f?

Topic Notes: Bits and Bytes and Numbers

Digital logic fundamentals. Question Bank. Unit I

Basic circuit analysis and design. Circuit analysis. Write algebraic expressions or make a truth table

EE 3170 Microcontroller Applications

Switching to AQA from OCR

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

EEM 232 Digital System I

Year 10 OCR GCSE Computer Science (9-1)

Introduction to Boolean logic and Logical Gates

Combinational Logic Circuits

Picture of memory. Word FFFFFFFD FFFFFFFE FFFFFFFF

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

GATE CSE. GATE CSE Book. November 2016 GATE CSE

Topic Notes: Bits and Bytes and Numbers

Computer Organization

DIGITAL ELECTRONICS. P41l 3 HOURS

AQA GCSE Computer Science PLC

VALLIAMMAI ENGINEERING COLLEGE

CMSC 2833 Lecture Memory Organization and Addressing

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

CS 1313 Spring 2000 Lecture Outline

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Transcription:

ECPE 170 Jeff Shafer University of the Pacific Exam 1 Review

2 Exam 1 Basics Topics Chapter 2 Data representabons Chapter 3 Digital logic Part of Chapter 4 Basic organizabon and memory systems Nothing on MARIE Rules No calculators Closed book / notes / friend / Internet / etc

3 Review Materials Things to study Homework assignments Solu<ons are posted in Sakai Quiz 1 and 2 Solu<ons are posted in Sakai Lecture notes QuesBon format will be similar to quizzes Mix of problems and short answer quesbons Problems typically come from textbook Short answer ques:ons typically come from lectures

4 Chapter 2 Data Representation

5 Number Formats Convert 26.78125 10 to binary (max of 6 digits ajer binary point) Ans: 11010.11001

6 Number Formats Convert 110010011101 2 to hexadecimal Ans: C9D 16

7 Number Formats Express 23 10 and - 9 10 in 8- bit binary using signed- magnitude, 1 s complement, and 2 s complement format Ans for 23: Signed- magnitude: 00010111 2 One s comp: 00010111 2 Two s comp: 00010111 2 Ans for - 9 Signed- magnitude: 10001001 2 One s comp: 11110110 2 Two s comp: 11110111 2

8 Number Formats Convert 26.78125 10 to IEEE 754 single- precision floa<ng- point format (recall that 26.78125 10 = 11010.11001) Ans: Sign bit: 0 (i.e. posibve) Exponent: 10000011 (i.e. 127+4=131) Significand: 1010110010.0 (for 23 bits)

9 Data Representation What is ASCII? EBCDIC? Unicode? What do they do the same? Different? Why are there three standards?

10 Chapter 3 Digital Logic

11 Boolean Expressions In the Boolean expression F(x,y)=x+y, does this mean add the value to x to the value of y? No: the + operator is OR! Order of opera<ons: what do I do first? Second? F(x, y, z) = xyz Equivalent way to write it: F(x, y, z) = (xyz)!

12 Boolean Expression Simplify the following Boolean expression: F(x, y, z) = xy + xz + yz F(x, y, z) = xy + xz + (x + x)yz F(x, y, z) = xy + xz + xyz + xyz F(x, y, z) = xy + xyz + xz + xyz F(x, y, z) = xy(1+ z)+ xz(1+ y) F(x, y, z) = xy + xz

13 Digital Logic What is this gate? What is its truth table?

14 Digital Logic What is this gate? What is its truth table?

15 Digital Logic What is this gate? What is its truth table?

16 Digital Logic What is this gate? What is its truth table?

17 Digital Logic What is this gate? What is its truth table?

18 Digital Logic What is this gate? What is its truth table?

19 Digital Logic B Draw the truth table for this circuit What is this circuit? x y Cin A B C Sum Cout A C

20 Digital Logic Sequential Give the truth table for an SR, JK, and D flip flop What does SR mean? What does JK mean? What does D mean?

21 w x y z F 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 1 1 0 1 0 0 0 0 1 0 1 1 0 1 1 0 0 0 1 1 1 1 1 0 0 0 0 1 0 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 0 0 0 1 1 0 1 1 1 1 1 0 0 1 1 1 1 1 Karnaugh Maps Construct a K- map from the truth table Simplify the resul<ng func<on F(w,x,y,z)= yz+xz+w x y z +wx y

22 Chapter 4 Computer Organization

23 Measures of Capacity and Speed What do these prefixes mean in powers of 2 and 10? (Kilo, Mega, Giga, Tera, Peta) Kilo - (K) = 10 3 and 2 10 Mega - (M) = 10 6 and 2 20 Giga - (G) = 10 9 and 2 30 Tera - (T) = 10 12 and 2 40 Peta - (P) = 10 15 and 2 50 Which base do I use powers of 2 or \10? 4 GB main memory Powers of 2 58.9 PFLOP (58 peta floabng- point operabons per second) Sum of all the world s top supercomputers in June 2011 Powers 10

24 Computer Organization What is a bus? What s the difference between a point- to- point and mul+- point bus? What does the clock do? Is increasing the clock rate the only way to improve applica<on performance? CPU Time= seconds program = instructions program * avg.cycles instruction *seconds cycle Reduce any of these, or all three!

25 Computer Organization What does addressability mean in the context of a memory system? Which type of memory system would require more address lines: a word- addressable memory, or a byte- addressable memory? What is the difference between high- order and low- order interleaving? (What is interleaving?)

26 Memory Organization Exercise: Build a 1M x 16 word- addressable main memory using 128K x 4 RAM chips. 1. How many address bits are needed per RAM chip? 2. How many RAM chips are there per word? 3. How many RAM chips are necessary? 4. How many address bits are needed for all memory? 5. How many address bits would be needed if it were byte addressable? 6. How many banks will there be? 7. What bank would contain address 47129 16 with (a) high- order interleaving or (b) low- order interleaving?

27 Solution to Exercise 1. Each RAM chip has 128K locabons: 2 7 * 2 10 = 17 bits 2. Each RAM chip locabon stores 4 bits, but we need 16: 1. 4 chips needed per word 3. Each RAM chip has 128K locabons, but we need 1M locabons: 1. 1M/128K = 8 (Bmes 4 chips per word) = 32 RAM chips (8 rows, 4 columns) 4. Memory is 1M: 2^20 = 20 bits for all of memory 5. Byte addressable adds 1 more bit here (to select either the lower 8 or upper 8 of the 16 bit long word): 21 bits 6. 8 banks of memory, where each bank has 4 chips 7. Address is 20 bits long, bank is upper 3 bits (2^3=8): 47129(16) = 0100 0111 0001 0010 1001 (2) With high- order interleaving, bank is #2 With low- order interleaving, bank is #1