UCB CS61C : Machine Structures

Similar documents
UCB CS61C : Machine Structures

CS61C Machine Structures. Lecture 10 - MIPS Branch Instructions II. 2/8/2006 John Wawrzynek. (

CS61C : Machine Structures

Review. Lecture #7 MIPS Decisions So Far...

CS61C : Machine Structures

Inequalities in MIPS (2/4) Inequalities in MIPS (1/4) Inequalities in MIPS (4/4) Inequalities in MIPS (3/4) UCB CS61C : Machine Structures

CS 61C: Great Ideas in Computer Architecture Introduction to Assembly Language and MIPS Instruction Set Architecture

CS61C : Machine Structures

Outline. Homework. Assembly Language. Instructions. Instruction Set Architectures. Csci 136 Computer Architecture II MIPS Instruction Set Architecture

CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro. Machine Interpreta4on

Reduced Instruction Set Computer (RISC)

UCB CS61C : Machine Structures

CS 61C: Great Ideas in Computer Architecture. Lecture 5: Intro to Assembly Language, MIPS Intro. Instructor: Sagar Karandikar

Reduced Instruction Set Computer (RISC)

UCB CS61C : Machine Structures

CS 110 Computer Architecture Lecture 6: More MIPS, MIPS Functions

CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro

CS61C : Machine Structures

Numbers: positional notation. CS61C Machine Structures. Faux Midterm Review Jaein Jeong Cheng Tien Ee. www-inst.eecs.berkeley.

CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro

CS61C Constants and Making Decisions in C/Assembly Language. Lecture 3. January 27, 1999 Dave Patterson (http.cs.berkeley.

Lecture #6 Intro MIPS; Load & Store

CS 61c: Great Ideas in Computer Architecture

F. Appendix 6 MIPS Instruction Reference

MIPS Instruction Reference

ECE 2035 Programming HW/SW Systems Spring problems, 6 pages Exam One 4 February Your Name (please print clearly)

Q1: /30 Q2: /25 Q3: /45. Total: /100

ECE232: Hardware Organization and Design. Computer Organization - Previously covered

ECE 2035 Programming HW/SW Systems Fall problems, 6 pages Exam One 22 September Your Name (please print clearly) Signed.

ECE 2035 Programming HW/SW Systems Fall problems, 7 pages Exam Two 23 October 2013

CMPE324 Computer Architecture Lecture 2

CISC 662 Graduate Computer Architecture. Lecture 4 - ISA MIPS ISA. In a CPU. (vonneumann) Processor Organization

COMP MIPS instructions 2 Feb. 8, f = g + h i;

CS 61C: Great Ideas in Computer Architecture. More MIPS, MIPS Functions

CISC 662 Graduate Computer Architecture. Lecture 4 - ISA

I-Format Instructions (3/4) Define fields of the following number of bits each: = 32 bits

Brought to you by CalLUG (UC Berkeley GNU/Linux User Group). Tuesday, September 20, 6-8 PM in 100 GPB.

Lecture #6 Intro MIPS; Load & Store Assembly Variables: Registers (1/4) Review. Unlike HLL like C or Java, assembly cannot use variables

ENCM 369 Winter 2013: Reference Material for Midterm #2 page 1 of 5

Week 10: Assembly Programming

Review. Lecture #9 MIPS Logical & Shift Ops, and Instruction Representation I Logical Operators (1/3) Bitwise Operations

101 Assembly. ENGR 3410 Computer Architecture Mark L. Chang Fall 2009

CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro

CS61C Machine Structures. Lecture 12 - MIPS Procedures II & Logical Ops. 2/13/2006 John Wawrzynek. www-inst.eecs.berkeley.

EEM 486: Computer Architecture. Lecture 2. MIPS Instruction Set Architecture

ECE 2035 Programming HW/SW Systems Fall problems, 6 pages Exam One 19 September 2012

ECE 2035 Programming HW/SW Systems Spring problems, 6 pages Exam Two 11 March Your Name (please print) total

Question 0. Do not turn this page until you have received the signal to start. (Please fill out the identification section above) Good Luck!

Agenda. Strings: C vs. Java. Loading, Storing bytes. Support for Characters and Strings 6/29/2011

CS 110 Computer Architecture Lecture 5: Intro to Assembly Language, MIPS Intro

CS 61c: Great Ideas in Computer Architecture

ECE 2035 Programming HW/SW Systems Fall problems, 6 pages Exam Two 23 October Your Name (please print clearly) Signed.

TSK3000A - Generic Instructions

UCB CS61C : Machine Structures

CS 61C: Great Ideas in Computer Architecture More MIPS, MIPS Functions

Arithmetic for Computers

CS 430 Computer Architecture. C/Assembler Arithmetic and Memory Access William J. Taffe. David Patterson

CS61C : Machine Structures

Lecture 6 Decision + Shift + I/O

UCB CS61C : Machine Structures

Overview. Introduction to the MIPS ISA. MIPS ISA Overview. Overview (2)

CPE 335 Computer Organization. MIPS Arithmetic Part I. Content from Chapter 3 and Appendix B

ECE 2035 Programming HW/SW Systems Fall problems, 6 pages Exam Two 21 October 2016

MIPS Reference Guide

CSCI 402: Computer Architectures. Instructions: Language of the Computer (3) Fengguang Song Department of Computer & Information Science IUPUI.

We will study the MIPS assembly language as an exemplar of the concept.

Review 1/2 MIPS assembly language instructions mapped to numbers in 3 formats. CS61C Negative Numbers and Logical Operations R I J.

Assembly Programming

EE108B Lecture 2 MIPS Assembly Language I. Christos Kozyrakis Stanford University

EE108B Lecture 3. MIPS Assembly Language II

Slide Set 5. for ENCM 369 Winter 2014 Lecture Section 01. Steve Norman, PhD, PEng

CS3350B Computer Architecture MIPS Instruction Representation

Levels of Programming. Registers

The MIPS Instruction Set Architecture

Computer Architecture Instruction Set Architecture part 2. Mehran Rezaei

Computer Architecture. MIPS Instruction Set Architecture

University of California at Santa Barbara. ECE 154A Introduction to Computer Architecture. Quiz #1. October 30 th, Name (Last, First)

CS 61C: Great Ideas in Computer Architecture. MIPS Instruction Formats

Midterm. Sticker winners: if you got >= 50 / 67

ECE 2035 A Programming Hw/Sw Systems Fall problems, 8 pages Final Exam 8 December 2014

Slide Set 5. for ENCM 369 Winter 2018 Section 01. Steve Norman, PhD, PEng

Programming the processor

Chapter 2. Instructions:

ú There are CONVENTIONS when calling procedures! Stack main ()! { a(0);! }! void a (int m)! frame" Garcia, Spring 2013 UCB printf() (y==?

Introduction to the MIPS. Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University

CS 61C: Great Ideas in Computer Architecture Introduction to Assembly Language and RISC-V Instruction Set Architecture

CS61c MIDTERM EXAM: 3/17/99

CS61C - Machine Structures. Lecture 6 - Instruction Representation. September 15, 2000 David Patterson.

MACHINE LANGUAGE. To work with the machine, we need a translator.

CSc 256 Midterm (green) Fall 2018

Computer Organization and Structure. Bing-Yu Chen National Taiwan University

Branch Addressing. Jump Addressing. Target Addressing Example. The University of Adelaide, School of Computer Science 28 September 2015

CS61C : Machine Structures

Instruction Set Architecture part 1 (Introduction) Mehran Rezaei

Computer Organization & Design

And in Review. Register Conventions (2/4) saved. Register Conventions (1/4) Register Conventions (4/4) Register Conventions (3/4) volatile

UCB CS61C : Machine Structures

Instruction Set Architecture of. MIPS Processor. MIPS Processor. MIPS Registers (continued) MIPS Registers

ECE 2035 Programming Hw/Sw Systems Fall problems, 10 pages Final Exam 9 December 2013

ECE 2035 Programming HW/SW Systems Spring problems, 6 pages Exam Three 10 April 2013

Transcription:

inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 07 Introduction to MIPS : Decisions II Lecturer SOE Dan Garcia 2011-09-12 Hello to Dr Mauro Sgarzi from Italy!! Researchers at Microsoft and UW are working on a system that uses the fact that your body can act as an antenna and notes how ambient electric fields change to figure out what your position or motion was. The idea is you don t need a camera or Wiimote to interact with it! www.nytimes.com/2011/09/11/business/usinggestures-to-control-electronic-devices.html

Review Memory is byte-addressable, but lw and sw access one word at a time. A pointer (used by lw and sw) is just a memory address, so we can add to it or subtract from it (using offset). A Decision allows us to decide what to execute at run-time rather than compile-time. C Decisions are made using conditional statements within if, while, do while, for. MIPS Decision making instructions are the conditional branches: beq and bne. New Instructions: lw, sw, beq, bne, j CS61C L07 Introduction to MIPS : Decisions II (2)

Last time: Loading, Storing bytes 1/2 In addition to word data transfers (lw, sw), MIPS has byte data transfers: ú load byte: lb ú store byte: sb same format as lw, sw E.g., lb $s0, 3($s1) ú contents of memory location with address = sum of 3 + contents of register s1 is copied to the low byte position of register s0. CS61C L07 Introduction to MIPS : Decisions II (3)

Loading, Storing bytes 2/2 What do with other 24 bits in the 32 bit register? ú lb: sign extends to fill upper 24 bits xxxx xxxx xxxx xxxx xxxx xxxx x zzz zzzz byte is copied to sign-extend loaded This bit Normally don t want to sign extend chars MIPS instruction that doesn t sign extend when loading bytes: ú load byte unsigned: lbu CS61C L07 Introduction to MIPS : Decisions II (4)

Overflow in Arithmetic (1/2) Reminder: Overflow occurs when there is a mistake in arithmetic due to the limited precision in computers. Example (4-bit unsigned numbers): 15 1111 + 3 + 0011 18 10010 ú But we don t have room for 5-bit solution, so the solution would be 0010, which is +2, and wrong. CS61C L07 Introduction to MIPS : Decisions II (5)

Overflow in Arithmetic (2/2) Some languages detect overflow (Ada), some don t (C) MIPS solution is 2 kinds of arithmetic instructs: ú These cause overflow to be detected add (add) add immediate (addi) subtract (sub) ú These do not cause overflow detection add unsigned (addu) add immediate unsigned (addiu) subtract unsigned (subu) Compiler selects appropriate arithmetic ú MIPS C compilers produce addu, addiu, subu CS61C L07 Introduction to MIPS : Decisions II (6)

Two Logic Instructions Here are 2 more new instructions Shift Left: sll $s1,$s2,2 #s1=s2<<2 ú Store in $s1 the value from $s2 shifted 2 bits to the left (they fall off end), inserting 0 s on right; << in C. ú Before: 0000 0002 hex 0000 0000 0000 0000 0000 0000 0000 0010 two ú After: 0000 0008 hex 0000 0000 0000 0000 0000 0000 0000 1000 two ú What arithmetic effect does shift left have? Shift Right: srl is opposite shift; >> CS61C L07 Introduction to MIPS : Decisions II (7)

Loops in C/Assembly (1/3) Simple loop in C; A[] is an array of ints do { g = g + A[i]; i = i + j; } while (i!= h); Rewrite this as: Loop: g = g + A[i]; i = i + j; if (i!= h) goto Loop; Use this mapping: g, h, i, j, base of A $s1, $s2, $s3, $s4, $s5 CS61C L07 Introduction to MIPS : Decisions II (8)

Loops in C/Assembly (2/3) Final compiled MIPS code: Loop: sll $t1,$s3,2 # $t1= 4*I addu $t1,$t1,$s5 # $t1=addr A+4i lw $t1,0($t1) # $t1=a[i] addu $s1,$s1,$t1 # g=g+a[i] addu $s3,$s3,$s4 # i=i+j bne $s3,$s2,loop # goto Loop # if i!=h Original code: Loop: g = g + A[i]; i = i + j; if (i!= h) goto Loop; CS61C L07 Introduction to MIPS : Decisions II (9)

Loops in C/Assembly (3/3) There are three types of loops in C: ú while ú do while ú for Each can be rewritten as either of the other two, so the method used in the previous example can be applied to these loops as well. Key Concept: Though there are multiple ways of writing a loop in MIPS, the key to decisionmaking is conditional branch CS61C L07 Introduction to MIPS : Decisions II (10)

Administrivia The schedule through week 7 has been determined ú Midterm 7-9pm on 2011-10-06 Other administrivia? CS61C L07 Introduction to MIPS : Decisions II (11)

Inequalities in MIPS (1/4) Until now, we ve only tested equalities (== and!= in C). General programs need to test < and > as well. Introduce MIPS Inequality Instruction: ú Set on Less Than ú Syntax: ú Meaning: slt reg1,reg2,reg3 reg1 = (reg2 < reg3); if (reg2 < reg3) reg1 = 1; else reg1 = 0; set means change to 1, reset means change to 0. Same thing CS61C L07 Introduction to MIPS : Decisions II (12)

Inequalities in MIPS (2/4) How do we use this? Compile by hand: if (g < h) goto Less; #g:$s0, h:$s1 Answer: compiled MIPS code slt $t0,$s0,$s1 # $t0 = 1 if g<h bne $t0,$0,less # goto Less # if $t0!=0 # (if (g<h)) Less: Register $0 always contains the value 0, so bne and beq often use it for comparison after an slt instruction. A slt è bne pair means if( < )goto CS61C L07 Introduction to MIPS : Decisions II (13)

Inequalities in MIPS (3/4) Now we can implement <, but how do we implement >, and? We could add 3 more instructions, but: ú MIPS goal: Simpler is Better Can we implement in one or more instructions using just slt and branches? ú What about >? ú What about? CS61C L07 Introduction to MIPS : Decisions II (14)

Inequalities in MIPS (4/4) # a:$s0, b:$s1 slt $t0,$s0,$s1 # $t0 = 1 if a<b beq $t0,$0,skip # skip if a >= b <stuff> # do if a<b skip: Two independent variations possible: Use slt $t0,$s1,$s0 instead of slt $t0,$s0,$s1 Use bne instead of beq CS61C L07 Introduction to MIPS : Decisions II (15)

Immediates in Inequalities C! M I P S! There is also an immediate version of slt to test against constants: slti ú Helpful in for loops if (g >= 1) goto Loop Loop:... slti $t0,$s0,1 # $t0 = 1 if # $s0<1 (g<1) beq $t0,$0,loop # goto Loop # if $t0==0 # (if (g>=1)) An slt beq pair means if( )goto CS61C L07 Introduction to MIPS : Decisions II (16)

What about unsigned numbers? Also unsigned inequality instructions: sltu, sltiu which sets result to 1 or 0 depending on unsigned comparisons What is value of $t0, $t1? ($s0 = FFFF FFFA hex, $s1 = 0000 FFFA hex ) slt $t0, $s0, $s1 sltu $t1, $s0, $s1 CS61C L07 Introduction to MIPS : Decisions II (17)

MIPS Signed vs. Unsigned diff meanings! MIPS terms Signed/Unsigned overloaded : ú Do/Don't sign extend (lb, lbu) ú Do/Don't overflow (add, addi, sub, mult, div) (addu, addiu, subu, multu, divu) ú Do signed/unsigned compare (slt, slti/sltu, sltiu) CS61C L07 Introduction to MIPS : Decisions II (18)

Peer Instruction Loop:addi $s0,$s0,-1 # i = i - 1 slti $t0,$s1,2 # $t0 = (j < 2) beq $t0,$0,loop # goto Loop if $t0 == 0 slt $t0,$s1,$s0 # $t0 = (j < i) bne $t0,$0,loop # goto Loop if $t0!= 0 ($s0=i, $s1=j) What C code properly fills in the blank in loop below? do {i--;} while( ); CS61C L07 Introduction to MIPS : Decisions II (19) a) j < 2 && j < i a) j 2 && j < i b) j < 2 && j i b) j 2 && j i c) j > 2 && j < i c) j < 2 j < i d) j 2 j < i d) j < 2 j i e) j 2 j i e) j > 2 j < i

And in conclusion To help the conditional branches make decisions concerning inequalities, we introduce: Set on Less Than called slt, slti, sltu, sltiu One can store and load (signed and unsigned) bytes as well as words with lb, lbu Unsigned add/sub don t cause overflow New MIPS Instructions: sll, srl, lb, lbu slt, slti, sltu, sltiu addu, addiu, subu CS61C L07 Introduction to MIPS : Decisions II (20)

Bonus Slides CS61C L07 Introduction to MIPS : Decisions II (21)

Example: The C Switch Statement (1/3) Choose among four alternatives depending on whether k has the value 0, 1, 2 or 3. Compile this C code: switch (k) { case 0: f=i+j; break; /* k=0 */ case 1: f=g+h; break; /* k=1 */ case 2: f=g h; break; /* k=2 */ case 3: f=i j; break; /* k=3 */ } CS61C L07 Introduction to MIPS : Decisions II (22)

Example: The C Switch Statement (2/3) This is complicated, so simplify. Rewrite it as a chain of if-else statements, which we already know how to compile: if(k==0) f=i+j; else if(k==1) f=g+h; else if(k==2) f=g h; else if(k==3) f=i j; Use this mapping: f:$s0, g:$s1, h:$s2, i:$s3, j:$s4, k:$s5 CS61C L07 Introduction to MIPS : Decisions II (23)

Example: The C Switch Statement (3/3) Final compiled MIPS code: bne $s5,$0,l1 # branch k!=0 add $s0,$s3,$s4 #k==0 so f=i+j j Exit # end of case so Exit L1: addi $t0,$s5,-1 # $t0=k-1 bne $t0,$0,l2 # branch k!=1 add $s0,$s1,$s2 #k==1 so f=g+h j Exit # end of case so Exit L2: addi $t0,$s5,-2 # $t0=k-2 bne $t0,$0,l3 # branch k!=2 sub $s0,$s1,$s2 #k==2 so f=g-h j Exit # end of case so Exit L3: addi $t0,$s5,-3 # $t0=k-3 bne $t0,$0,exit # branch k!=3 sub $s0,$s3,$s4 # k==3 so f=i-j Exit: CS61C L07 Introduction to MIPS : Decisions II (24)