Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

Similar documents
Switching Circuits & Logic Design

Experiment 3: Logic Simplification

A B AB CD Objectives:

University of Technology

Simplification of Boolean Functions

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

CMPE223/CMSE222 Digital Logic

Combinational Logic Circuits Part III -Theoretical Foundations

Ch. 5 : Boolean Algebra &

Specifying logic functions

ECE380 Digital Logic

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Chapter 3. Gate-Level Minimization. Outlines

Gate-Level Minimization

DKT 122/3 DIGITAL SYSTEM 1

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

Gate Level Minimization

Chapter 2 Combinational

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

SEE1223: Digital Electronics

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Chapter 2 Combinational Logic Circuits

Combinational Logic Circuits

Module -7. Karnaugh Maps

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Gate Level Minimization Map Method

2.6 BOOLEAN FUNCTIONS

Quine-McCluskey Algorithm

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

2.1 Binary Logic and Gates

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Gate-Level Minimization

Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Chapter 3 Simplification of Boolean functions

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Chapter 2. Boolean Expressions:

Unit-IV Boolean Algebra

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Slides for Lecture 15

ENGIN 112 Intro to Electrical and Computer Engineering

Chapter 2 Boolean algebra and Logic Gates

Digital Logic Design. Outline

Gate-Level Minimization

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

4 KARNAUGH MAP MINIMIZATION

CS8803: Advanced Digital Design for Embedded Hardware

Chapter 2: Combinational Systems

EEE130 Digital Electronics I Lecture #4_1

Digital Logic Design (CEN-120) (3+1)

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

GATE Exercises on Boolean Logic

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Digital Logic Lecture 7 Gate Level Minimization

CSE 140: Logic Minimization Lecture

Combinational Logic & Circuits

UNIT II. Circuit minimization

3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD.

Larger K-maps. So far we have only discussed 2 and 3-variable K-maps. We can now create a 4-variable map in the

Simplification of Boolean Functions

CprE 281: Digital Logic

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

Combinational Circuits Digital Logic (Materials taken primarily from:

X Y Z F=X+Y+Z

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

Synthesis 1. 1 Figures in this chapter taken from S. H. Gerez, Algorithms for VLSI Design Automation, Wiley, Typeset by FoilTEX 1

CS470: Computer Architecture. AMD Quad Core

Computer Science. Unit-4: Introduction to Boolean Algebra

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

Introduction to Microprocessors and Digital Logic (ME262) Boolean Algebra and Logic Equations. Spring 2011

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Summary. Boolean Addition

Boolean Analysis of Logic Circuits

Code No: 07A3EC03 Set No. 1

QUESTION BANK FOR TEST

9/10/2016. ECE 120: Introduction to Computing. The Domain of a Boolean Function is a Hypercube. List All Implicants for One Variable A

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

ICS 252 Introduction to Computer Design

Combinational Digital Design. Laboratory Manual. Experiment #3. Boolean Algebra Continued

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,


Experiment 4 Boolean Functions Implementation

Review: Standard forms of expressions

Chapter 6. Logic Design Optimization Chapter 6

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

SWITCHING THEORY AND LOGIC CIRCUITS

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Boolean Function Simplification

IT 201 Digital System Design Module II Notes

Transcription:

CH5 Karnaugh Maps Lecturer: 吳安宇教授 Date:2006/0/20 CCESS IC L

Problems in lgebraic Simplification The procedures are difficult to apply in a systematic way. It is difficult to tell when you have arrived at a minimum solution. (minimum SOP, POS) => Karnaugh map (K-map) is the solution. pp. 2

Two- and Three-Variable K-MapsK 0 Minterm: 0 0 0 m 0 m 2 m m 3 m i F 0 0 0 0 2 0 0 3 0 0 0 0 => => 0 0 0 One circle => eliminates one variable + = ( +) = pp. 3

Two- and Three-Variable K-MapsK 3-variable C 0 0 0 000 00 0 00 0 0 0 00 0 C m 0 m 4 m m 5 => C m 3 m 7 m 2 m 6 pp. 4

Two- and Three-Variable K-MapsK Ex: K-map for F(a,b,c) = m(,3,5) = M(0,2,4,6,7) C 0 0 0 0 0 0 0 0 0 C F = C + C + C = C + C => Minimum SOP form pp. 5

Two- and Three-Variable K-MapsK Other combinations C 0 C C 0 0 0 0 C C F = (F = C+C+ C +C ) F = C +C = C F = C pp. 6

Two- and Three-Variable K-MapsK Ex: f(a,b,c) = abc + b c + a a a b c b c b c b c b c => K-map simplification c a b a abc => F = a + b c + bc pp. 7

Two- and Three-Variable K-MapsK Consensus theorem: XY+X Z +YZ = XY+X Z Y Z X X Y Z X X Z Y => Z Y pp. 8

b c c Graduate Institute of Electronics Engineering, NTU Same Simplification in K-MapsK F = m(0,,2,5,6,7) Check no. of terms and no. of literals a a a b c c a F(a,b,c) = a b +bc +ac b F(a,b,c) = a c +b c+ab b pp. 9

Four-Variable K-MapsK Ex: K-map of F(a,b,c,d) = acd + a b + d C D 00 0 0 b D 0 0 0 4 2 8 0 5 3 9 3 7 5 0 2 6 4 0 C d c a F = d + a b + ac pp. 0

Four-Variable K-MapsK Ex : F = m(,3,4,5,0,2,3) C D 00 0 0 0 0 F = C + D + CD D 0 0 C Circle of 2 k => Eliminate k variables Ex 2: F = m(0,2,3,5,6,7,8,0,,4,5) F = C + D + D F = SOP ( 選 0) => F = POS (De Morgan) pp.

K-Map with Don t t cares Ex 3: F(,,C,D) = m(,3,5,7,9)+ d(6,2,3) D X 0 X 0 X C F = D+C D (SOP) Ex 4: Obtain POS form of minimum f(a,b,c,d) Find the minimum SOP form of f (a,b,c,d) by looping the 0 s on a map of f(a,b,c,d) pp. 2

Four-Variable K-MapsK Ex: f = X Z + WYZ + W Y Z + X Y W X Y Z W f = () + (2) + (3) Z 0 0 0 0 0 0 0 0 0 0 0 0 (2) (3) () Y = Y Z + W YX + WXZ De Morgan s Law f = [Y Z+W XY+WXZ ] =(Y+Z )(W+X +Y )(W +X +Z) X pp. 3

Prime Implicants Implicant: ny single or any group of s in the K-map of F function. Prime Implicant: If it cannot be combined with another term to eliminate a variable. single on the K-map represents a PI if it is not adjacent to any other s. Two adjacent s on a map form a PI if they are not contained in a group of 4 s. pp. 4

Prime Implicants Implicant: product term ( terms) 5 minterms: { C, C, C, C, C} 5 group of 2-literal terms: {,, C, C, C} group of -literal term: {} C 00 0 0 0 Prime Implicant (PI): n implicant that is not covered by another implicant: {, C} pp. 5

Essential Prime Implicants Essential Prime Implicant (EPI): PI that covers at least one minterm that is not covered by another PI. => {, C} are also Essential PI. => n essential PI in the K-map by noting that it covers at least one minterm that is circled only once. C 00 0 0 0 Cover: set of PI s which covers all s. (all minterms) pp. 6

Essential Prime Implicants Ex: a b c d 00 0 0 0 0 0 0 c ll PI s: {a b d, bc, acd, a c d, ab, b cd} F = b c + ac + a b d Ex: C D D a C ll PI s: {CD, D, C, C} Essential PI s: {D, C,C} f = D+ C+C pp. 7

Essential Prime Implicants Ex: C D D EPI EPI EPI C Essential PI s: { C, D, CD} Two PI s can cover CD: { D, CD} D f = C + D +CD+ or CD pp. 8

Essential Prime Implicants Ex: C D 00 0 0 0 0 X 0 0 X X PI (3) F = ()+(2)+(3) Rule: () EPI EPI (2). Find all Essential PI s. 2. Find a minimum set of PI s to cover the remaining s on the map. pp. 9

Flowchart for determining a minimum Sum of Products based on EPIs and PIs pp. 20

K-map for 5 Variables pp. 2

Other forms of 5-variable 5 K-mapK pp. 22