Digital Logic Design. Midterm #1

Similar documents
Digital Logic Design. Midterm #1

Digital Logic Design. Midterm #1

Digital Logic Design. Final Examination

Digital Logic Design. Final Examination

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Experiment 3: Logic Simplification

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,

ENGIN 112. Intro to Electrical and Computer Engineering

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

1. Mark the correct statement(s)

Chapter 2 Combinational Logic Circuits

2.6 BOOLEAN FUNCTIONS

Combinational Logic Circuits

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Unit-IV Boolean Algebra

DKT 122/3 DIGITAL SYSTEM 1

Chapter 3. Gate-Level Minimization. Outlines

EEE130 Digital Electronics I Lecture #4_1

Chapter 2. Boolean Expressions:

Boolean Analysis of Logic Circuits

Chapter 2 Combinational Logic Circuits

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Chapter 2: Combinational Systems

Summary. Boolean Addition

Experiment 4 Boolean Functions Implementation

CprE 281: Digital Logic

Chapter 2 Combinational

Gate Level Minimization Map Method

Module -7. Karnaugh Maps

A graphical method of simplifying logic

Specifying logic functions

Boolean Function Simplification


Digital logic fundamentals. Question Bank. Unit I

Combinational Logic Circuits Part III -Theoretical Foundations

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Lecture 5. Chapter 2: Sections 4-7

Combinational Circuits Digital Logic (Materials taken primarily from:

Logic Design: Part 2

IT 201 Digital System Design Module II Notes

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Announcements. Chapter 2 - Part 1 1

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Chapter 6. Logic Design Optimization Chapter 6

EECS 140/141 Introduction to Digital Logic Design Spring Semester 2017 Exam #1 Date: 27 February 2017

Chapter 2 Part 5 Combinational Logic Circuits

Chapter 2 Boolean algebra and Logic Gates

5. Minimizing Circuits

QUESTION BANK FOR TEST

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

SWITCHING THEORY AND LOGIC CIRCUITS

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

ENEL 353: Digital Circuits Midterm Examination

Simplification of Boolean Functions

Simplification of Boolean Functions

Digital Logic Design (CEN-120) (3+1)

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

ELCT201: DIGITAL LOGIC DESIGN

EE292: Fundamentals of ECE

Code No: 07A3EC03 Set No. 1

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

Gate-Level Minimization

A B AB CD Objectives:

Code No: R Set No. 1

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

CMPE223/CMSE222 Digital Logic

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Gate Level Minimization

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

ECE380 Digital Logic

UNIT II. Circuit minimization

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

ELCT201: DIGITAL LOGIC DESIGN

Ch. 5 : Boolean Algebra &

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

4 KARNAUGH MAP MINIMIZATION

Introduction to Microprocessors and Digital Logic (ME262) Boolean Algebra and Logic Equations. Spring 2011

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Standard Forms of Expression. Minterms and Maxterms

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Chapter 3 Simplification of Boolean functions

Switching Circuits & Logic Design

X Y Z F=X+Y+Z

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Digital Logic Lecture 7 Gate Level Minimization

Standard Boolean Forms

CS470: Computer Architecture. AMD Quad Core

CS8803: Advanced Digital Design for Embedded Hardware

GC03 Boolean Algebra

Combinational Logic Circuits

MODULE 5 - COMBINATIONAL LOGIC

Transcription:

The University of Toleo f6ms_il7.fm - EECS: igital Logic esign r. Anthony. Johnson Stuent Name_ igital Logic esign Miterm # Problems Points. 3. 4 3. 6 4. Total 5 Was the eam fair? yes no 9/9/6

The University of Toleo f6ms_il7.fm - EECS: igital Logic esign r. Anthony. Johnson Stuent Name_ Problem 3 points For full creit, mark your answers yes, no, or not applicable for all offere choices!. The bit strings shown below are vali representations of negative numbers in the four-bit two s complement representation of negative numbers? yes no not applicable. Shown below is the truth table of a Switching Function F(A,B). Given net to the truth table is a list of boolean function names. For the names in the list, inicate which names are, an which names are not, the name of the function F(A,B). a b c F(a,b,c) yes no not applicable AN, XNOR, NAN, NOR..3 POS (prouct of sums) representation of Switching Functions lens itself to irect implementation using the following types of two-level logic circuits: yes no not applicable NOR-NOR AN-NAN NAN-NAN OR-AN 9/9/6

The University of Toleo f6ms_il7.fm - 3 EECS: igital Logic esign r. Anthony. Johnson Stuent Name_ Problem 4 points Positional representations of the functions (i), i=,,3, in various raies are shown in Table. i function (i) (i) 3 3 (i) s ecimal representation 3-3 Table eight-bit base-two representation of (i) -(i) 3 34 8 9 4-3 6-6 3 Problem statement Using the values of function (i), i =,,3, emonstrate an ability to:. convert by han the liste values of (i), i =,,3, to ecimal representation;. convert by han the liste values of (i), i =,,3, to eight-bit two s complement representation; 3. perform by han the ivision of numbers in two s complement representation. Problem Solution For full creit, eplicit emonstration of unerstaning the following solution steps is epecte.. Epress (i), for i =,,3, in ecimal representation, an epress both, (i) an -(i) in the eightbit base-two representation which uses the two s complement notation for negative numbers. Show your computation on the opposite page, an enter the results into Table. Hint#:irect conversion from octal an heaecimal to binary representation is easier, an shoul be applie. Stuents are avise to avoi an inirect, e.g. octal ecimal binary conversion. No partial creit will be given for a correct conversion from an erroneous ecimal representation.. Using the eight-bit base-two representation an the two s complement notation for negative numbers, show the process, an the result of the process of ivision of (3) by (). Show your calculation of the quotient an the remainer in the space reserve for equations (-.) ivisor Result of calculations uner. to be grae Quotient ivien Remainer (-) Quotient: _ Remainer: 9/9/6

The University of Toleo f6ms_il7.fm - 4 EECS: igital Logic esign r. Anthony. Johnson Stuent Name_ Problem 3 6 points Equation (3-) shows an incompletely specifie logical/switching function F (A,B,C,) in the ecimal lists of sums-of, minterms an on t cares, representation. F (A,B,C,) = Σ(, 3, 5, 7, 9, 5) +(A,B,C,) = Σ(4, 6,, 3) (3-) Problem Statement On the eample of the given logic function F emonstrate an ability to:. erive the Truth Table an Karnaugh map representations of F,. use the Karnaugh map metho to erive a minimal number of literals epression of F, 3. apply e Morgan s theorem to erive a minimal number of literals epression of F, 4. esign the two-level NAN-NAN implementation of the SOP form of function F, an the two-level NOR-NOR implementation of the POS form of function F, as specifie uner 3.4 an 3.5 below. Hint # For full creit, give answers to all questions, prepare all require circuit iagrams, write all equations for which the space is reserve, an show all algebraic an numerical epressions whose evaluation prouces shown results. Problem Solution An eplicit emonstration of unerstaning the following solution steps is epecte. 3. In the space reserve for Figure 3-(a), prepare the Truth table representation of the function F. A B C F (a) C AB (b) F = A + B +C Figure 3- Representation forms of the function F. (a)karnaugh map. (b)minimum number of literals SOP representation of F. (c)minimum number of literals POS representation of F. (c) F = (A + ) (B + ) (C + ) () 9/9/6

The University of Toleo f6ms_il7.fm - 5 EECS: igital Logic esign r. Anthony. Johnson Stuent Name_ 3. In the space reserve for Figure 3-(b), prepare the Karnaugh map representation of the function F. 3.3 Apply the Karnaugh map minimization metho to erive the minimum number of literals SOP (sum-of-proucts) representation of the function F. Enter the erive algebraic epression in the space reserve for Figure 3-(b). 3.4 Apply e Morgan s theorem to erive the minimum number of literals POS (prouct-of-sums) representation of the function F. Enter the erive algebraic epression in the space reserve for Figure -(c). 3.5 In the space reserve for Figure 3-(a), prepare a logic circuit iagram of the two-level NAN-NAN form of implementation of the erive minimum number of literals SOP epression of the function F. 3.6 In the space reserve for Figure 3-(b), prepare a logic circuit iagram of the two-level NOR-NOR form of implementation of the erive minimum number of literals POS epression of the function F. A A B F B F C C (a) (b) Figure 3- Two-level implementation of the minimum number of literals epressions of the functions F an F. (a)nan-nan implementation of F. (b)nor-nor implementation of F. 9/9/6

The University of Toleo f6ms_il7.fm - 6 EECS: igital Logic esign r. Anthony. Johnson Stuent Name_ Problem 4 points Given is the epression (4-) of a logical function F. F (X,Y,Z) = X Y Z + X Y Z + X Y Z + X Y Z (4-) Problem Statement emonstrate an ability to:. apply the algebraic manipulation metho to erive the minimum number of literals sum of proucts (SOP) representation of a logic switching function F. Hint # For full creit, give answers to all questions, prepare all require circuit iagrams, write all equations for which the space has been reserve, an show all symbolic an numerical epressions whose evaluation prouces shown numerical results. Problem Solution For full creit, eplicit emonstration of unerstaning the following solution steps is epecte. 4. Using the algebraic manipulation metho, erive from the epression (4-) the minimum number of literals SOP (sum of proucts) representation of the logic function (4-). Show your manipulation below, or on the opposite page, an enter the results in the space reserve for equation (4-). F = X Y Z + X Y Z + X Y Z + X Y Z = = (X Z + X Z) Y + (X Z + X Z) Y = = (X Z + X Z) (Y+ Y) = (X Z + X Z) = = X Z + X Z Representation of F to be grae: F = X Z + X Z (4-) 9/9/6