Running vxworksrtos on the. Mechatronics Laboratory

Similar documents
ML410 VxWorks BSP and System Image Creation for the BSB DDR2 Design Using EDK 8.2i SP1. April

ML410 VxWorks Workbench BSP and System Image Creation for the BSB Design Using EDK 8.2i SP2. April

ML410 VxWorks BSP and System Image Creation for the BSB Design Using EDK 8.2i SP1. April

System Ace Tutorial 03/11/2008

Virtex-4 PowerPC Example Design. UG434 (v1.2) January 17, 2008

ML410 BSB DDR2 Design Creation Using 8.2i SP1 EDK Base System Builder (BSB) April

Port Embedded Linux to XUP Virtex-II Pro Development Board

QSPI Flash Memory Bootloading In Standard SPI Mode with KC705 Platform

Spartan-6 LX9 MicroBoard Embedded Tutorial. Lab 6 Creating a MicroBlaze SPI Flash Bootloader

EDK Base System Builder (BSB) support for XUPV2P Board. Xilinx University Program

Avnet Zynq Mini Module Plus Embedded Design

AXI Interface Based KC705. Embedded Kit MicroBlaze Processor Subsystem (ISE Design Suite 14.4)

Spartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial

Outline Introduction System development Video capture Image processing Results Application Conclusion Bibliography

Introduction to Zynq

Hello World on the ATLYS Board. Building the Hardware

ML505 ML506 ML501. Description. Description. Description. Features. Features. Features

Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen

VxWorks 5.4 LEON BSP 1.0.1

ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University

Full Linux on FPGA. Sven Gregori

MicroZed: Hello World. Overview. Objectives. 23 August 2013 Version 2013_2.01

VxWorks Real-Time Kernel Connectivity Andrew Piñeiro CNT 4104 Janusz Zalewski FGCU December 9, 2011

Spartan-6 LX9 MicroBoard Embedded Tutorial. Tutorial 1 Creating an AXI-based Embedded System

ML605 Built-In Self Test Flash Application

Using Serial Flash on the Xilinx Spartan-3E Starter Board. Overview. Objectives. Version 8.1 February 23, 2006 Bryan H. Fletcher

ML410 BSB Design Adding the PLB TEMAC with RGMII Using EDK 8.2i SP1. April

SP601 Standalone Applications

MYD-C7Z010/20 Development Board

SECURE PARTIAL RECONFIGURATION OF FPGAs. Amir S. Zeineddini Kris Gaj

ChipScope Inserter flow. To see the Chipscope added from XPS flow, please skip to page 21. For ChipScope within Planahead, please skip to page 23.

Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits

Parallella Linux - quickstart guide. Antmicro Ltd

ML605 Built-In Self Test Flash Application

Reference System: PLB DDR2 with OPB Central DMA Author: James Lucero

MAXREFDES44# MicroZed Quick Start Guide

Spartan-6 and Virtex-6 FPGA Embedded Kit FAQ

VXS-610 Dual FPGA and PowerPC VXS Multiprocessor

Creating the AVS6LX9MBHP211 MicroBlaze Hardware Platform for the Spartan-6 LX9 MicroBoard Version

UltraZed -EV Starter Kit Getting Started Version 1.3

Virtex-5 FXT PowerPC PowerPC 440 and MicroBlaze 440

L2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA

Building an Embedded Processor System on Xilinx NEXYS3 FPGA and Profiling an Application: A Tutorial

PRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory.

SP605 Built-In Self Test Flash Application

Building an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial

Design of a Network Camera with an FPGA

SP605 Standalone Applications

VXS-621 FPGA & PowerPC VXS Multiprocessor

POWERLINK Slave Xilinx Getting Started User's Manual

SATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14

SATA-IP Host Demo Instruction on SP605 Rev Jan-10

PetaLinux SDK User Guide. Board Bringup Guide

VHDL introduction Notes

SMT943 APPLICATION NOTE 1 APPLICATION NOTE 1. Application Note - SMT372T and SMT943.doc SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD.

Microblaze for Linux Howto

MYC-C7Z010/20 CPU Module

Xilinx Platform Studio tutorial

Lab Environment and Miniproject Assignment

Spartan -3A / Spartan -3AN Out of the box, now what? Eric Crabill Xilinx, Incorporated 04/01/2007

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

Benchmarking the Performance of the Virtex-4 10/100/1000 TEMAC System Author: Kris Chaplin

Intel Galileo gen 2 Board

ML40x Getting Started Tutorial

RiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner

Development of Monitoring Unit for Data Acquisition from Avionic Bus 1 Anjana, 2 Dr. N. Satyanarayan, 3 M.Vedachary

Getting started with the Xilinx Project Navigator and the Digilent BASYS 2 board.

Hands on Experience with AVR32

C800 Core 2 Duo CompactPCI SBC

Using VxWorks BSP with Zynq-7000 AP SoC Authors: Uwe Gertheinrich, Simon George, Kester Aernoudt

Reference Design: LogiCORE OPB USB 2.0 Device Author: Geraldine Andrews, Vidhumouli Hunsigida

Building and Using the ATLAS Transactional Memory System

ML507 Embedded Development Platform

UART Interrupt Creation on Spartan 3A

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

Automatic Generation of Wind River VxWorks 6.7 Board Support Packages

Xilinx Vivado/SDK Tutorial

Santa Fe (MAXREFDES5#) MicroZed Quick Start Guide

Avnet S6LX16 Evaluation Board and Maxim DAC/ADC FMC Module Reference Design

1-1 SDK with Zynq EPP

User Guide Guangzhou Zhiyuan Electronics Stock Co., LTD

475 Electronics for physicists Introduction to FPGA programming

Celeron EPIC Computer with GUI and Dual Ethernet SBC4685

Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual

Figure 1 TCL Used to Initialize PS

Virtex 6 FPGA Broadcast Connectivity Kit FAQ

Use Vivado to build an Embedded System

Lab 6: Intro to FPGAs

Nexys 2/3 board tutorial (Decoder, ISE 13.2) Jim Duckworth, August 2011, WPI. (updated March 2012 to include Nexys2 board)

Dual Processor Reference Design Suite Author: Vasanth Asokan

Description: Write VHDL code for full_adder.vhd with inputs from switches and outputs to LEDs.

Reference System: Determining the Optimal DCM Phase Shift for the DDR Feedback Clock for Spartan-3E Author: Ed Hallett

TLL5000 Electronic System Design Base Module

SABRE for Automotive Infotainment Quick Start Guide. Smart Application Blueprint for Rapid Engineering Based on the i.mx 6 Series

Module 3: Adding Custom IP to an Embedded System

Heterogeneous multi-processing with Linux and the CMSIS-DSP library

Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009

Spartan-6 LX9 MicroBoard Embedded Tutorial. Tutorial 5 Embedded Chipscope Debugging

Figure 1: The logicraft-cc Platform - Free USB firmware

PXA270 EPIC Computer with Power Over Ethernet & Six Serial Protocols SBC4670

Transcription:

Running vxworksrtos on the XUPV2P board Mechatronics Laboratory

TheDigilentXUPV2P board (XilinxUniversityProgramVirtexII-Pro)

The Digilent XUPV2P board Virtex-2 Pro XC2VP30 FPGA with 30,816 Logic Cells, 136 18- bit multipliers, 2,448Kb of block RAM, and two PowerPC Processors. DDR SDRAM DIMM that can accept up to 2Gbytes of RAM. 10/100 Ethernet port. USB2 port. Compact Flash card slot. XSGA Video port. Audio Codec. SATA, and PS/2, RS-232 ports. High and Low Speed expansion connectors with a large collection of available expansion boards.

The Digilent XUPV2P board Testing the board (Step 1) Connect the serial cable between the XUP board and the PC. If you uses an USB- Serial converser verify that the driver is already installed in the PC.

The Digilent XUPV2P board Testing the board (Step 2) Testing the board: Serial port (RS-232), Ethernet port and DDR DIM slot Connect through the Hyperterminal or another TTY program. Use the following port settings:

The Digilent XUPV2P board Testing the board (Step 3) Verify that the board configuration pins are in the positions show in the figure. Turn on the board and verify that the PROM CONFIG light (green) is selected and the DONE light (red) turns on.

The DigilentXUPV2P board Testing the board (Step 4) Connect the Ethernet cable to the board and verify that the PHY lights turns on. Blinking lights indicates that the PHY chip has already negotiate the network link and speed.

The DigilentXUPV2P board Testing the board (Step 5) In the Hyperterminal window, check that the default PROM application menu is shown. To test the Ethernet port, select the option number 2.

The DigilentXUPV2P board Testing the board (Step 6) The PROM test application will ask the assigned board IP Address. Use an IP compatible with your network, avoiding reuse the number if other board is being tested. A message will be shown to indicate that a Web Server was started on port 8080.

The DigilentXUPV2P board Testing the board (Step 7) Open a Web Browser and go to the address: http://<ip_address>:80 80/, Where <ip_address> is the IP address entered in the previous step. Additionally, check the Hyperterminalwindow output messages.

The DigilentXUPV2P board Testing the board (Step 8) Enter a x in the input edit box to stop the Web Server. A Web Server Stopped! Page will be shown. Check that the PROM test menu is shown in the Hyperterminal windows.

The DigilentXUPV2P board Testing the board (Step 9) To test the DDR DIMM, select the option number 5. A set of messages will be show to verify the DIMM functionality compliance. Check that all the messages are SUCCESS!

The XILINX Suite The Xilinx FPGA development suite allows working with the XUP FPGA board. The board needs to be configured before the vxworksoperating system could boot in him. This configuration consists of defining the board type and peripherals and to generate the BSP source files for vxworks.

Configuring the XUPV2P board (Step 1) The board manufacturer (DigilentInc.) provides a set of configuration files: http://www.digilentinc.com/data/products/x UPV2P/EDK-XUP-V2ProPack.zip In this tutorial we are renamed the unpacked folder to lib_xupv2p_edk_10_1_sp3. Put this folder in a visible location and verify that the path does not contains whitespaces.

Configuring the XUPV2P board (Step 2) Additionally, create a new folder called xup_vxworks_01 where the XUPV2P EDK project will be created.

Configuring the XUPV2P board Enter the Xilinx Platform Studio (EDK) application. Select to create a new design and go to the xup_vxworks_01 folder created in the previous step. Use the default system.xmpproject file name. (Step 3)

Configuring the XUPV2P board Select the Set Project Peripheral Repositories check box. Select the \lib folder unpacked in the previous steps (lib_xupv2p_edk_1 0_1_sp3\libin this tutorial). (Step 4)

Configuring the XUPV2P board (Step 5)

Configuring the XUPV2P board (Step 6)

Configuring the XUPV2P board (Step 7)

Configuring the XUPV2P board (Step 8)

Configuring the XUPV2P board (Step 8)

Configuring the XUPV2P board (Step 9)

Configuring the XUPV2P board Finally, we obtain a new system on chip configuration project. The project lists (almost) all the peripherals in the board and the default configurations to each. (Step 10)

Configuring the XUPV2P board Select the xps_uartlite_v1_00_a peripheral and open it. Change the UART Lite Baud rate from 19.200 to 115.000 bps. Press OK. (Step 11)

Configuring the XUPV2P board (Step 12) Build the platform by pressing the Generate Image File toolbar button:

Configuring the XUPV2P board Once the image file (system.bit) is successfully created, proceed to configure the software BSP. Select the Software- >SofwarePlatform Settings menu. (Step 13)

Configuring the XUPV2P board Select the OS: vxworks6_3 in the combo box on the OS Library Settings. This BSP version was already tested, other versions were not verified. (Step 14)

Configuring the XUPV2P board Be sure that all peripherals are selected. Select RS232_Uart_1 for both, STDOUT and STDIN devices. Double click in the Current Value column for the item connected_peripherals. (Step 15)

Configuring the XUPV2P board After configuring the Software settings, we are able to generate the XUPV2P Board Support Package: Select the Software- >Generate Libraries and BPSs option in the main menu. (Step 16)

Configuring the XUPV2P board Configure the board: Press the Download Bistream button on the toolbar. Verify the configuration messages. Check the Ethernet LEDs are turned on. (Step 17)

Creating the vxworksimage (step 1) Enter the Wind River Workbench and select New->VxWorksImage Project option. Name the project as xup_vxworks_01.

Creating the vxworksimage (step 2) A new folder called bsp_ppc405_0was created in the Xilinx project folder (see image). Rename the folder to bsp_ppc405_63 and, Copy it to the /target/configfolder of the vxworksinstallation (see image).

Creating the vxworksimage (step 3) Select the bsp_ppc405_63 in the BSP combo box. Follow the next screen shots.

Creating the vxworksimage (step 4)

Creating the vxworksimage (step 5) Press the Finish button. A new project will be created in the workspace. We now proceed to configure the vxworks 6.7 image generation options.

Creating the vxworksimage (step 6) Open the Kernel Configuration under the project tree. Locate the Hardware -> Peripherals -> Serial item Change the CONSOLE_BAUD_RATE value to 115.000.

Creating the vxworksimage (step 7) Include the WDB Serial Connection component in the tree. This allows a serial connection to the WDB engine. Press OK when asked to include the component.

Creating the vxworksimage (step 8) Configure the WDB serial connection component: Change the WDB_TTY_BAUD parameter to 115.000. Change the WDB_TTY_CHANNEL to 0 (default is 1). We have only a one serial port.

Creating the vxworksimage (step 9) Build the project and check for some errors. Ignore the warning messages. Verify that a vxworks file (without extensions) was created in the default folder.

Putting the vxworksimage in the Return to the EDK and press the Launch XMD button in the toolbar A JTAG configuration window will appear. Select the image configurations and press OK. XUPV2P (Step 1)

Putting the vxworksimage in the A XMD console is opened and the XUPV2 board configuration is shown. Verify that no error messages are shown. XUPV2P (Step 2)

Putting the vxworksimage in the Return to the Hyperterminal window. Hung up the connection. Change the baud rate from 9.600 to 115.200. Press the Connect button. XUPV2P (Step 2)

Putting the vxworksimage in the Copy the vxworks image file created in the workbechto the xup_vxworks_01edk project folder. Verify that it s available running dir vxworks. Type dow vxworks. Type run. XUPV2P (Step 3)

Putting the vxworksimage in the In the Hyperterminal window, verify the output messages. A WDB Ready message must be shown. Important:hung the Hyperterminal connection now. XUPV2P (Step 4)

Putting the vxworksimage in the Return to the Wind River Workbench. Create a new connection. Select the Wind River vxworks6.x Target Server Connection type. XUPV2P (Step 5)

Putting the vxworksimage in the Select the wdbserial Backend and the other parameters as shown in the figure. Remember the 115.000 baud rate in all configurations. XUPV2P (Step 6)

Putting the vxworksimage in the Connect to the target. Open a shell connection under the Target Task -> Host Shell option in the contextual connection menu (right mouse button). Press OK in the next window. XUPV2P (Step 7)

Putting the vxworksimage in the A new Host Shell console appears. Enter the i command to show the running processes. XUPV2P (Step 8)