ML410 VxWorks Workbench BSP and System Image Creation for the BSB Design Using EDK 8.2i SP2. April

Similar documents
ML410 VxWorks BSP and System Image Creation for the BSB Design Using EDK 8.2i SP1. April

ML410 VxWorks BSP and System Image Creation for the BSB DDR2 Design Using EDK 8.2i SP1. April

ML410 BSB Design Adding the PLB TEMAC with RGMII Using EDK 8.2i SP1. April

ML410 BSB DDR2 Design Creation Using 8.2i SP1 EDK Base System Builder (BSB) April

System Ace Tutorial 03/11/2008

Virtex-4 PowerPC Example Design. UG434 (v1.2) January 17, 2008

SP605 Standalone Applications

SP601 Standalone Applications

SP605 Built-In Self Test Flash Application

Running vxworksrtos on the. Mechatronics Laboratory

ML605 Built-In Self Test Flash Application

Automatic Generation of Wind River VxWorks 6.7 Board Support Packages

ML605 Built-In Self Test Flash Application

Benchmarking the Performance of the Virtex-4 10/100/1000 TEMAC System Author: Kris Chaplin

Reference System: PLB DDR2 with OPB Central DMA Author: James Lucero

System Debug. This material exempt per Department of Commerce license exception TSU Xilinx, Inc. All Rights Reserved

Interrupt Creation and Debug on ML403

QSPI Flash Memory Bootloading In Standard SPI Mode with KC705 Platform

Avnet Zynq Mini Module Plus Embedded Design

ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University

Spartan-6 LX9 MicroBoard Embedded Tutorial. Tutorial 1 Creating an AXI-based Embedded System

Microblaze for Linux Howto

Virtex-5 FXT PowerPC PowerPC 440 and MicroBlaze 440

SP601 Built-In Self Test Flash Application

Port Embedded Linux to XUP Virtex-II Pro Development Board

Linux CompactFlash Re-imaging Procedure. April

Xilinx Platform Studio tutorial

UART Interrupt Creation on Spartan 3A

Reference Design: LogiCORE OPB USB 2.0 Device Author: Geraldine Andrews, Vidhumouli Hunsigida

Creating the AVS6LX9MBHP211 MicroBlaze Hardware Platform for the Spartan-6 LX9 MicroBoard Version

VxWorks 5.4 LEON BSP 1.0.1

Using Serial Flash on the Xilinx Spartan-3E Starter Board. Overview. Objectives. Version 8.1 February 23, 2006 Bryan H. Fletcher

GIGABYTE. Software Reference Guide for MP30 (APM) Platform R01. Document Version:

AC701 Built-In Self Test Flash Application April 2015

AXI Interface Based KC705. Embedded Kit MicroBlaze Processor Subsystem (ISE Design Suite 14.4)

Spartan-6 LX9 MicroBoard Embedded Tutorial. Lab 6 Creating a MicroBlaze SPI Flash Bootloader

EDK 7.1 PowerPC Tutorial in Virtex-4

1-1 SDK with Zynq EPP

EDK Base System Builder (BSB) support for XUPV2P Board. Xilinx University Program

EDK Concepts, Tools, and Techniques

Getting Started with the Embedded PowerPC PowerPC Example A

Hello World on the ATLYS Board. Building the Hardware

POWERLINK Slave Xilinx Getting Started User's Manual

Dual Processor Reference Design Suite Author: Vasanth Asokan

Getting Started with PetaLinux SDK

Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen

Release Notes for QNX Neutrino BSP for Renesas SH7780 EDOSK 1.0.0#

Spartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial

MicroZed: Hello World. Overview. Objectives. 23 August 2013 Version 2013_2.01

Running Code Out of the PPC405 Caches

Hardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh

Partial Reconfiguration of a Processor Tutorial. PlanAhead Design Tool

As CCS starts up, a splash screen similar to one shown below will appear.

Module 3: Adding Custom IP to an Embedded System

As CCS starts up, a splash screen similar to one shown below will appear.

USB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup using a USB Debug Adapter

First Steps. DNP/SK18 Embedded Linux Starter Kit

Corona (MAXREFDES12#) Nexys 3 Quick Start Guide

Reference System: MCH OPB SDRAM with OPB Central DMA Author: James Lucero

Spartan-6 LX9 MicroBoard Embedded Tutorial. Tutorial 2 Adding EDK IP to an Embedded System

Copyright 2014 Xilinx

Quick Start Guide. CT6xx Series

Xilinx Vivado/SDK Tutorial

MicroBlaze TFTP Server User Guide

ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University

Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual

Alameda (MAXREFDES24#) ZedBoard Quick Start Guide

Reference System: Determining the Optimal DCM Phase Shift for the DDR Feedback Clock for Spartan-3E Author: Ed Hallett

Introduction to Embedded System Design using Zynq

PetaLinux SDK User Guide. Eclipse Plugin Guide

Corona (MAXREFDES12#) ZedBoard Quick Start Guide

PetaLinux SDK User Guide. Board Bringup Guide

Getting Started Guide with AXM-A30

Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits

Fresno (MAXREFDES11#) ZedBoard Quick Start Guide

Campbell (MAXREFDES4#) Nexys 3 Quick Start Guide

ChipScope Inserter flow. To see the Chipscope added from XPS flow, please skip to page 21. For ChipScope within Planahead, please skip to page 23.

Building an Embedded Processor System on Xilinx NEXYS3 FPGA and Profiling an Application: A Tutorial

VxWorks BSP User Guide. Ref: BSPUG0120

Quick Start Guide EX-9686U/A-L(A9) Copyright TOPSCCC Technology CO., LTD. All rights reserved

Fremont (MAXREFDES6#) Nexys 3 Quick Start Guide

Spartan-3 MicroBlaze Sample Project

ZC706 Built-In Self Test Flash Application April 2015

VxWorks Real-Time Kernel Connectivity Andrew Piñeiro CNT 4104 Janusz Zalewski FGCU December 9, 2011

Building an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial

Campbell (MAXREFDES4#) Nexys 3 Quick Start Guide

Digi document reference number: _A

Pico Computing M501 PSP User Guide Linux Version 1.0.1

Versatile Express. Boot Monitor. Reference Manual. Copyright ARM. All rights reserved. ARM DUI 0465F (ID110612)

APPLICATION USER GUIDE

RTI Connext. Core Libraries and Utilities. Getting Started Guide Addendum for Embedded Systems

Interested users may wish to obtain additional components to evaluate the following modules:

Getting Started with FreeRTOS BSP for i.mx 7Dual

Remote booting. Slave booting, backplane booting and 'headless' booting procedures for a VxWorks target

Introduction to Zynq

VxWorks BSP Validation Test Suite User's Guide, 6.7. VxWorks BSP Validation Test Suite USER'S GUIDE 6.7

ML507 Embedded Development Platform

Celeron EPIC Computer with GUI and Dual Ethernet SBC4685

Wind River. All Rights Reserved.

Getting Started with TargetOS on the ZedBoard 1 Introduction

Transcription:

ML410 VxWorks Workbench BSP and System Image Creation for the BSB Design Using EDK 8.2i SP2 April 2007

Overview Hardware Setup Software Setup & Requirements Generate VxWorks BSP Create VxWorks Project Create VxWorks System Image Generate and Run an ACE File

ML410 BSB Hardware The ML410 BSB design hardware includes: 64 KB BRAM DDR1 Interface (64 MB) UART Interrupt Controller System ACE Interface IIC GPIO (LEDs and LCD) PLB2OPB Bridge PLB and OPB Arbiters Networking OPB2PLB Bridge OPB2PCI Bridge PCI Arbiter

Additional Setup Details Refer to ml410_overview_setup_vxworks.ppt for details on: Software Requirements ML410 Board Setup Equipment and Cables Software Network Terminal Programs This presentation requires the 9600-8-N-1 Baud terminal setup

Hardware Setup Connect the Xilinx Parallel Cable IV (PC4) to the ML410 board Connect the RS232 null modem cable to the ML410 board

Software Setup Install Wind River Systems Workbench 2.5

ISE Software Requirement Xilinx ISE 8.2i SP3 software

EDK Software Requirement Xilinx EDK 8.2i SP2 software

Extracting the Design Unzip the ml410_bsb_design.zip file This creates ISE and EDK project directories

Extracting the Design Rename the project directory to ml410_bsb_vxworks

Extracting the Design Unzip the ml410_bsb_vxworks63_overlay.zip file Unzip to the ml410_bsb_vxworks directory (overwrite existing files) This adds the VxWorks XMP and MSS files, ELF files, SW source, and ACE files

Generate VxWorks BSP in EDK Parameters preset for VxWorks in ml410_bsb_vxworks.xmp Common hardware design (ml410_bsb_system.mhs) across software apps Software Platform Settings OS selection set to VxWorks 6.3 Peripheral for Standard Input Peripheral for Standard Output Select peripherals connected for OS interface

Generate VxWorks BSP in EDK Launch EDK project: <design path>\ ml410_bsb_vxworks.xmp Select Software Software Platform Settings (1) 1

Generate VxWorks BSP in EDK Under Software Platform (1) verify that vxworks6_3 is selected for ppc405_0 (2) 1 2

Generate VxWorks BSP in EDK Ensure these fields are set as follows (1): STDIN = RS232_Uart_1 STDOUT = RS232_Uart_1 Click the connected_periphs button (2) 2 1

Generate VxWorks BSP in EDK Verify these peripherals are included in the pop-up dialog box (1) RS232_Uart_1 PCI32_BRIDGE TriMode_MAC_GMII 1

Generate BSP in EDK Select : Software Generate Libraries and BSPs (1) The generated VxWorks BSP will be: <design path>\ ppc405_0\ bsp_ppc405_0 1

Optional Installation Bypass the VxWorks BSP and Project creation steps in this presentation by using the pre-built BSP and Project: BSP: Unzip the file ml410_bsb_vxworks63_bsp.zip to the <design path>\workbench25 directory

Optional Installation Project: Unzip the ml410_bsb_vxworks63_proj.zip file to the <design path>\workbench25 directory Skip slides 20 through 43 if doing the Optional Installation

Copy Copy BSP Locally <design path>\ppc405_0\bsp_ppc405_0 To: <design path>\workbench25 Hold down the <Ctrl> while dragging to copy instead of move

Updated config.h in the BSP The config.h file needs several updates, as seen here:

Updated config.h in the BSP To update the config.h file, copy this file: <design path>\ppc405_0\config.h To this directory: <design path>\ppc405_0\bsp_ppc405_0 Overwrite the existing file

Update BSP Configuration Update this line in the <design path>\workbench25\bsp_ppc405_0\makefile file: Set RAM_HIGH_ADRS to 04000000 Note: A copy of the Makefile file is provided in the workbench25 directory

Update BSP Configuration Update the splash message in the <design path>\workbench25\bsp_ppc405_0\syslib.c file: From: ppc405_0 VirtexII Pro PPC405 To: Xilinx Virtex-4 FX PPC405 Note: A copy of the syslib.c file is provided in the workbench25 directory

Create VxWorks Project Launch WindRiver Workbench and select File New Project Choose VxWorks Image Project

Create VxWorks Project Set the project name to ml410_bsb_vxworks_ ppc405_0 (1) Set the location to <design path>\workbench25\ proj_ppc405_0 (2) 1 2

Create VxWorks Project Select the BSP by browsing to the workbench25 directory (1) Select sfgnu (software floating point) from the Tool chain drop-down menu (2) Click Finish (3) 2 1 3

Create VxWorks Project In the new VxWorks Project, right-click on Kernel Configuration, and select Edit Kernel Configuration (1) 1

Configure System Image To reproduce the pre-compiled BSB VxWorks system image Components must be Included or Excluded Select the Components tab (1) Right-click on the desired components and select Include (2) In some cases you will select Exclude 2 1

Configure System Image Include: C++ Components Some components are pre-checked - leave these checked (1) Click Next (2) and note the image size; then click Finish (3) 1 2 3

Configure System Image Include: development tool components > WDB agent components Check WDB task breakpoints

Configure System Image Include: development tool components > loader components Check module manager Check target unloader

Configure System Image Include: development tool components > kernel shell components Check file system shell commands

Configure System Image Include: operating system components > IO system components > dosfs File System Components Check all boxes, except: File System Backup and Archival DOS File System Old Directory Format Handler

Configure System Image Include: operating system components > IO system components Check XBD Block Device Check XBD Disk Partition Handler

Configure System Image Include: development tool components > show routines Check pci show routines

Configure System Image Include: Network Components > Network Applications Check FTP6 server

Configure System Image Exclude: Network Components > Network Applications > FTPv6 server security Eliminates the need to enter a password for FTP

Configure System Image Include: Network Components > Network Utilities Components Check Network interface show routines

Configure System Image Do this step last, after adding other components Exclude: hardware > memory > enable caches

Configure System Image Expand hardware > peripherals > serial > SIO Set CONSOLE_BAUD_RATE to 9600 (1) 1

Create VxWorks System Image Right-click vxworks and select Rebuild Project (1) This creates a VxWorks system image 1

Create VxWorks System Image A successful compile creates a VxWorks ELF kernel image <design path>\workbench25\proj_ppc405_0\default\vxworks

Download Bootloop Bitstream Open an EDK shell Select Project Launch EDK Shell (1) 1

Download Bootloop Bitstream Download the pre-built bootloop bitstream using this command: impact -batch etc/bootloop.cmd

Verify Bootloop Bitstream A memory read can be executed to test if the bootloop was successfully loaded Select Debug Launch XMD (1) Select ppc405_0 (2) 1 2

The first time XMD runs on a project, the options will be set Click OK (1) Click Save (2) XMD Setup 1 2

Verify Bootloop in BRAM XMD opens and connects to the processor, using the default options

Verify Bootloop in BRAM To verify existence of bootloop inside of Block RAM: mrd 0xfffffffc This will read the memory address at the reset vector; the value should be 0x48000000 as shown below (1) 1

Download ELF File Download the vxworks ELF file from XMD cd workbench25/proj_ppc405_0/default rst dow vxworks (1) 1

Run VxWorks Open a terminal program Enter con in the XMD window to start VxWorks (1) 1

Run VxWorks View the output in the terminal program VxWorks running in external memory of ML410 (below)

Target Shell Task Listing After the VxWorks banner screen, type i (1) View a list of tasks running on the ML410 (2) 1 2

Network Statistics Type ifshow "xtemac" (1) Note the number of packets (2) 1 2

Ping ML410 Target from Host Open a DOS window on the PC Host (Start Programs Accessories Command Prompt) Type ping 192.168.0.2 (1) Ping from PC host 192.168.0.1 to ML410 target 192.168.0.2 1

Ping Host from ML410 Target Type ping "192.168.0.1", 4, 0 (1) Ping from ML410 target 192.168.0.2 to PC host 192.168.0.1 Note: VxWorks requires double quotes on the IP address 1

Network Statistics Type ifshow "xtemac" again (1) Number of packets has increased after pinging (2) 1 2

Mounting a Local File System Mount the System ACE CF file system to prepare for transferring files via ftp Type syssystemacemount(0,"/cf0",1) (1) Type cd "/cf0" (2) 2 1

List Directory The System ACE CF provides DOS FAT16 access Type ll to see a listing of files (1) Wait for disk check to complete after the initial mount 1

List Directory CompactFlash devices have a root directory write limitation To minimize this, create a tmp directory if none exists Type mkdir "tmp" Type ll to view the results (1) 1

* When prompted for a user name and password, hit the enter key FTP to VxWorks Target From the DOS window, perform an FTP transfer of any file to the ML410 CompactFlash Disk: cd <tmp dir> copy vxworks <file name> ftp 192.168.0.2 <enter*> <enter*> Binary cd tmp put <file name> quit

FTP to VxWorks Target Type cd "tmp" and ll (1) The file (2) was transferred via ftp from the host to the CompactFlash card using the System ACE CF controller 1 2

Create an Executable File These commands use I/O redirection with a file: Type printf"ll\n">mycmd (1) which prints the mycmd file Type <mycmd (2) which executes the ll command and shows the new mycmd file on disk (3) 1 2 3

Delete Files Delete the two new files with these commands (1): rm "vxworks_deleteme" rm "mycmd" Type ll and verify the files were deleted (2) 1 2

Scan PCI Bus Type pciconfigtoposhow (1) A [bus, device, function] listing of devices attached to the PCI bus is displayed The Xilinx Host Bridge is numbered 0,0,0 (1) 1

View PCI Configuration Space Type pcideviceshow (1) This shows each device on Bus 0 The Vendor ID and Device ID for the Xilinx Bridge are seen here (2) 1 2

View PCI Configuration Space Type pciheadershow 0,0,0 (1) PCI configuration header of the Xilinx Host Bridge is displayed 1

Connect Target Server From the Target Manager, launch the ml410 target server (1) Double-click on the target server icon in the systray to view the target server console (2) If it does not connect, you will see this icon: 2 1 Note: Set the path to the vxworks elf file as shown in the overview and setup presentation

Host Shell With the ml410 target selected in the Workbench Target Manager, launch a host shell by selecting Target Host Shell Click OK

Host Shell Type i in the host and target shells See the same task listings in both shells 1

Software-Initiated Reboot Perform a software-initiated reboot from the target shell Reboot using configuration 2, the ml410_bsb_vxworks.ace file Type syssystemacesetjtagconfigaddr(2) Type syssystemacejtagreboot(0x41800000) Reboot address (0x41800000) is the opb_sysace base address 1 2

Create an ACE File Open an EDK shell Select Project Launch EDK Shell (1) This shell is used for entering and executing the commands to create a concatenated (HW+SW ) ACE file 1

Create an ACE File At the EDK shell prompt, type (1): cd ace./genace_vxworks.sh 1

Create an ACE File This creates a concatenated (HW+SW) ACE file Input: vxworks ELF file, ml410_bsb_bootloop.bit (bsb hardware build) Genace_vxworks.sh uses XMD and a genace.tcl script with ML410 appropriate options to generate an ACE file (1) 1

Run ACE File Copy ml410_bsb_vxworks.ace to the xilinx\cf7 directory on your CompactFlash card Important: Delete any existing ace files in this cf7 directory Note: Use a CompactFlash reader to mount the CompactFlash as a disk drive

Run ACE File Eject the CompactFlash from your PC and insert it back into the ML410 Type 7 to run the newly created ACE file and load vxworks

Using the ACE File Target shell output after booting ACE file

Target Shell Task Listing After the VxWorks banner screen, type i (1) View a list of tasks running on the ML410 (2) 1 2

Available Documentation Platform Studio Documentation Embedded Development Kit (EDK) Resources http://www.xilinx.com/ise/embedded_design_prod/platform_studio.htm OS and Libraries Document Collection http://www.xilinx.com/ise/embedded/oslib_rm.pdf Automatic Generation of Wind River VxWorks 6.3 Board Support Packages http://www.xilinx.com/ise/embedded/vxworks6_3.pdf ML410 ML410 User's Guide http://www.xilinx.com/bvdocs/userguides/ug085.pdf ML410 Overview http://www.xilinx.com/ml410 ML410 Schematics http://www.xilinx.com/products/boards/ml410/docs/ml410_reve.pdf