Lesson 2: DC Bias Point Analysis

Similar documents
1. INTRODUCTION. PSpice with OrCAD Capture (release 16.6 edition)

1. Working with PSpice:

Copyright 2008 Linear Technology. All rights reserved. Getting Started

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

OrCAD && PSPICE

Simulation examples Chapter overview

PSpice Tutorial. Physics 160 Spring 2006

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

Getting Started with Orcad Lite, Release 9.2

EE 210 Lab Assignment #2: Intro to PSPICE

Click on the SwCAD III shortcut created by the software installation.

Lab 1: Analysis of DC and AC circuits using PSPICE

SOUTHERN POLYTECHNIC S. U.

Using PSpice to Simulate Transmission Lines K. A. Connor Summer 2000 Fields and Waves I

Experiment 0: Introduction to Cadence

PSpice with Orcad 10

Lesson 9: Processing a Schematic Design

Instructions for EE 42 PSpice Assignment

DC Circuit Simulation

TUTORIAL How to Use the SPICE Module

TUTORIAL How to Use the SPICE Module

Lesson 13: Other Tools in OrCAD Capture

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

Lesson 18: Creating a Hierarchical Block

Advanced Design System Netlist Exporter Setup

Sample assessment task. Task details. Content description. Task preparation. Year level 9 Learning area Subject Title of task

How to Get Started. Figure 3

SPICE Models: ROHM Voltage Detector ICs

Introduction to PSpice

Parameter Sweep. Description. Setup. Parameters. Modified by on 13-Sep-2017

Lab 5: Circuit Simulation with PSPICE

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

Defining & Running Circuit Simulation Analyses

Tanner Analog Front End Flow. Student Workbook

PART 4 Test Item File

Cadence Virtuoso Simulation of a pixel

PSpice Simulation Using isppac SPICE Models and PAC-Designer

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

Analog IC Simulation. Mentor Graphics 2006

The Monte Carlo analysis can vary basic components and models - subcircuit data is not varied during the analysis.

Figure 1: PSpice symbol for a trim pot.

SCHEMATIC1 SCHEMATIC2 SCHEMATIC1 SCHEMATIC2 SCHEMATIC3 PAGE1 PAGE2 PAGE3 PAGE1 PAGE1 PAGE2 PAGE1 PAGE1 PAGE2

Lesson 19: Processing a Hierarchical Design

GETTING STARTED WITH ADS

Configuration of PSpice Model Libraries. OrCAD PSpice A/D, OrCAD PSpice AA and Allegro AMS Simulator

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

Lesson 9: Advanced Placement Techniques

Useful Information about HSPICE By: Dr. Behzad Nouri June, Introduction 1. Bibliography 6

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Lesson 17: Building a Hierarchical Design

Orcad Tutorial: Oscillator design and Simulation Schematic Design and Simulation in Orcad Capture CIS Full Version

- create new schematic to the new project, PCB design begins with a schematic diagram, which present how components are connected

Setting up an initial ".tcshrc" file

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Experiment 1 Electrical Circuits Simulation using Multisim Electronics Workbench: An Introduction

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

ITEC 1011 Introduction to Information Technologies

Lesson 5: Creating Heterogeneous Parts

S Exercise 1C Testing the Ring Oscillator

Common Number Systems

Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

Lab 2: Functional Simulation Using. Affirma Analog Simulator

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

EXPERIMENT 1 INTRODUCTION TO MEMS Pro v5.1: DESIGNING a PIEZO- RESISTIVE PRESSURE SENSOR

Introduction to NI Multisim & Ultiboard

NI Circuit Design Suite

OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

Cadence simulation technology for PCB design

Exercise 1. Section 2. Working in Capture

Some of the above changes have been made to accommodate Windows Vista User Access Control which write protects the Program Files tree.

Cadence Analog Circuit Tutorial

SIMetrix/SIMPLIS Library

10-MINUTE TUTORIAL DIGITAL LOGIC CIRCUIT MODELING AND SIMULATION WITH MULTISIM

PSpice Analog and mixed signal simulation

KiCad Example Schematic ( ) Wien Bridge Oscillator

What s New OrCAD 16.6 Quarterly Incremental Release #7

Lab 1 Modular Design and Testbench Simulation ENGIN 341 Advanced Digital Design University of Massachusetts Boston

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

How to use this simulator

Tutorial 3: Using the Waveform Viewer Introduces the basics of using the waveform viewer. Read Tutorial SIMPLIS Tutorials SIMPLIS provide a range of t

One possible window configuration preferences for debug cycles

Start Active-HDL. Create a new workspace TUTORIAL #1 CREATING AND SIMULATING SIMPLE SCHEMATICS

TINA-TI Simulation Software. Application Note

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2015

LAB1 INTRODUCTION TO PSS/E EE461: POWER SYSTEMS COLORADO STATE UNIVERSITY

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

Lesson 8: Component Placement

Lesson 1: Getting Started with OrCAD Capture

MENTOR GRAPHICS IC DESIGN MANUAL. Schematic & Simulation. Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun

TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

LOGIC DESIGN. Dr. Mahmoud Abo_elfetouh

TUTORIAL SESSION Technical Group Hoda Najafi & Sunita Bhide

Technical Note: Interfacing a C-sense pco 2 Sensor to a Campbell Scientific CR1000 Datalogger

METRICS WIN4145. How Win4145 Stores Information. Project Files. The Win4145 Initialization File. Data and Plot Windows.

Ansys Designer RF Training Lecture 2: Introduction to the Designer GUI

Index. A a (atto) 154 above event 120, 207 restrictions 178

Pspice Tutorial for ELEN 3081 Written by Menachem Gielchinsky

Using KiCad with AimSpice Doc 0.2 CETA - Univ. Hartford, Connecticut, USA

Transcription:

2 Lesson 2: DC Bias Point Analysis Lesson Objectives After you complete this lesson you will be able to: Create a simulation profile for DC Bias analysis Netlist the design for simulation Run a DC Bias Point analysis View the results in the output file View the results using bias displays in Capture Use the value multiplier suffixes The simulation you create in this lesson calculates the DC bias of a circuit using the voltages provided by the sources and any initial conditions set on the devices or nodes in the circuit. As described in the lesson topics that follow, the first step in performing a design simulation is to create one or more simulation profiles. Setting Up a Simulation Profile Each simulation is defined and enabled through a simulation profile, which contains information necessary to run a single design analysis. Each PSpice design must have at least one or more simulation profile associated to it. The profile may contain: Simulation commands and options Included files usually a circuit fragment to be included in the netlist Library statements any custom model libraries that will need to be referenced during simulation Stimulus file references any stimulus libraries created in the Stimulus Editor Probe window display preferences details when Probe will start and how it will look when it does November, 2008 Analog Simulation with PSpice Version 16.2 2-1

DC Bias Point Analysis Lesson 2 The Simulation Settings Dialog Box Simulation profiles are set up through the Simulation Settings dialog box. You can open this dialog box by either choosing PSpice - New Simulation Profile from the menu or by clicking the Simulation Settings toolbar button. The Simulation Settings dialog has six sections listed as tabs across the top of the dialog. As shown in the graphic below, the section tabs include: General, Analysis, Configuration Files, Options, Data Collection, and Probe Windows. The above graphic also shows the typical settings used to create a bias point simulation profile in the Analysis tab. The sub-sections that follow describe the contents of each tab. General Tab In this tab you can name the profile, change the input design file, specify the output file name, specify the data file name, and enter notes about the profile or simulation that you will be running. 2-2 Analog Simulation with PSpice Version 16.2 November, 2008

Lesson 2 DC Bias Point Analysis Analysis Tab Select the Analysis tab to select the type of simulation you want to run. The four basic simulation types available include: Transient time domain AC Sweep small signal frequency analysis DC Sweep Bias Point. Combining a basic simulation with one or more optional analyses, such as Parametric or Monte Carlo can further enhance any of the first three analyses. As you select each different analysis type, option settings available in the dialog box change that are pertinent to the type of analysis you choose. Configuration Files Tab The Configuration Files tab, which is new with version 10.0, combines model libraries, include files, and stimulus libraries. Option settings within the Configuration Files display provide the following three ways to configure model libraries, include files, and stimulus libraries: Local configuration to a profile Local configuration to a design Global configuration where the model library is accessible to all designs Note Files with global configuration have a world icon in front of their name in the list of configured libraries. The library file Nom.lib is automatically configured when the program is installed. It is a master list of all of the installed PSpice model libraries. Nom.lib is a simple text file that you can edit. You might want to edit it to add custom libraries that will be used in all of your future projects. If you do add libraries to nom.lib, do so only after they are stable. Every time any library is edited, a new index file is generated. Since nom.lib is a master list of all libraries, this can take a considerable amount of time. Libraries and include files, which contain process models and parameters, may have different simulation profiles created for different process corners. In earlier application versions library and include files could only be configured for an entire design, (all profiles), or globally. Because stimulus files can now be unique per profile, a variety of test inputs can be contained in corresponding simulation profiles. November, 2008 Analog Simulation with PSpice Version 16.2 2-3

DC Bias Point Analysis Lesson 2 The above graphic shows how each file looks when added to a profile. UI changes include three categories (Libraries, Stimulus and Include Files) accessed from a single tab (Configuration Files). A new Add to Profile button has been added, as well as icons which change depending on whether the file has been linked globally or locally to the profile or design. These icons replace the old style asterisk that has been used historically. Global information resides in the PSpice.ini file. Design level information resides in the <projectname>.opj file while profile information resides in the <ProfileName>_profile.inc file. For example RC_profile.inc is located in the <ProfileName> folder (- Bias) of the new directory structure. Options Tab Three dialog boxes are included within this tab: Analog simulation; Gatelevel simulation; and Output File. Dialog options that display within each dialog box vary. Analog Simulation This dialog box allows access to all of the tolerances and settings used by the simulator. Reltol, ITL1, ITL2 and ITL4 are the most commonly used options in this section since they can be used to solve a majority of transient and bias convergence problems. These will be discussed in more detail in the chapter on convergence. 2-4 Analog Simulation with PSpice Version 16.2 November, 2008

Lesson 2 DC Bias Point Analysis Gate-level Simulation This dialog box allows you to set the digital simulation options. The most commonly used option in this dialog is the one to initialize all flip-flops in a design at the start of a simulation. Output File This dialog box allows control of what is printed to the output file. This does not affect the data file used to display results in the Probe window. Many of these options are helpful when trouble shooting simulation errors. Data Collection Tab In this dialog you can control how much and which data is saved to the data file that is used to examine the simulation results in the Probe window. This is most useful when you want to restrict the amount of data saved during a simulation either because of the resulting file size or because of simulation speed. Probe Windows Tab In this dialog you control when the Probe window will be opened (during simulation or after) and what will be displayed when it is opened. Running a Bias Point Simulation The bias point simulation calculates the DC bias point based on DC source values and any initial conditions set on the circuit. If there are transient sources present in the circuit the bias point calculation will use their value as defined at time=0. You start the PSpice simulation by choosing the PSpice - Run command or by clicking the Run PSpice toolbar button. If you have not netlisted the design before running the simulation, the netlister automatically runs when simulation begins. Because netlisting automatically verifies compliance to design rules, a PSpice netlist is created if the design rule check (DRC) does not find errors. You can view the resulting netlist by using the PSpice - View Netlist menu command. November, 2008 Analog Simulation with PSpice Version 16.2 2-5

DC Bias Point Analysis Lesson 2 Examine the Output File and Bias Display There are two ways to view the results of a DC bias point simulation. You can view the contents of an output file. You can also view the results directly on the schematic. Reviewing the Output File Although the DC Bias simulation does not produce a data file for use in the Probe window, the results of a simulation are included in an output file. You can view the output file by choosing PSpice - View Output File. Simulation errors are included within this file. The graphic that follows shows a partial list of an output file that shows the bias voltages for the circuit. This output file has an error because there is a blank space between 1 and k. Notice how the error is flagged with the $ symbol beneath the cause of the error. R_R In Out 1 k ----------------------$ ERROR--Missing value Reviewing Results from the Schematic In addition to being able to view the results of a bias point analysis from an output file, you can also view results directly from the schematic page. You can enable the voltage and/or current bias display for all nets and devices, or for just selected ones by choosing PSpice - Bias Points and then choosing the desired menu item. You can also toggle the bias display by clicking the bias toolbar icons. Voltage labels are placed on each net after simulation. Bias voltage is measured with respect to ground, which is always zero. 2-6 Analog Simulation with PSpice Version 16.2 November, 2008

Lesson 2 DC Bias Point Analysis Current labels are placed on one pin of all two-pin devices and on all pins of devices with more than two pins. The current shown is measured as flowing into the pin to which the current display is attached. When the current through the capacitor is zero, a current display is not attached. Dissipated power labels are placed on each discrete PSpice device. Dissipated power labels are not be shown for subcircuits or digital devices. In the graphic below, notice how the voltage at net OUT is half the voltage at net IN in the annotated schematic. The voltage difference is recorded in the output file as well as the annotated schematic. This agrees with the voltage divider principal that applies to our RC circuit: V CAP1 =R 2 /(R 1 + R2) x V1 Also notice how the current through V1 is negative. By convention, PSpice measures the current through a two terminal device as flowing into the first terminal and out of the second. For voltage sources, current is measured from the + terminal to the terminal which is opposite to the positive current flow convention. In the above graphic, the current flowing into R1 is 5.0mA and is flowing from left to right. November, 2008 Analog Simulation with PSpice Version 16.2 2-7

DC Bias Point Analysis Lesson 2 Value Multipliers PSpice assumes base unit of measurement for all design objects. For example, ohms are the assumed unit of measurement for resistors. Volts are assumed for voltage sources, farads for capacitors, and miles for transmission lines. PSpice supports multiplier suffixes for device values. The following table lists the available suffixes. Symbol Scale Name F 10-15 femto- P 10-12 pico- N 10-9 nano- U 10-6 micro- MIL 25.4*10-6 -- M 10-3 milli- K 10 +3 kilo- MEG 10 +6 mega- G 10 +9 giga- T 10 +12 tera- C Clock Cycle Rules for Multiplier Suffixes PSpice is not case sensitive and will interpret m to be the same as M. Do not use a space between the number and its multiplier suffix. Since PSpice uses white space as a delimiter when netlisting, spaces cause an error or invalid results. Except for MEG and MIL, PSpice looks only at the first letter following a number so it is possible to have a capacitor value of.47uf. PSpice always assumes base units for each device type: Resistors are measured in Ohms, capacitors in Farads, voltage sources in volts, etc. Numeric vales may be represented in scientific notation. In other words, a resistor with a value of one thousand ohms may be represented as either 1k or 1E+3. 2-8 Analog Simulation with PSpice Version 16.2 November, 2008

Lesson 2 DC Bias Point Analysis Lab 2-1: Simulating a DC Bias Point Lab Objectives After completing this lab you will be able to: Configure a DC bias point analysis Run an analysis Examine the results in the output file Examine the results using bias displays Creating a Bias Point Simulation Profile Running the Simulation 1. If not already open from the Lab 1-2, open the RC design. 2. Choose PSpice - New Simulation Profile, or click the New Simulation Profile toolbar icon. 3. Enter RC_bias for the name of the profile. 4. Click the Create button. The Simulation Settings dialog box opens. 5. Click the Analysis tab. 6. Choose the Bias Point option from the Analysis Type drop-list menu. 7. Click OK. The Simulation Setting dialog box closes and your display returns to your schematic drawing. 1. Choose PSpice - Run, or click the Run toolbar icon. The netlister and DRC automatically run and the Probe window opens as shown in the graphic that follows. November, 2008 Analog Simulation with PSpice Version 16.2 2-9

DC Bias Point Analysis Lesson 2 Viewing Simulation Output PSpice does not generate Probe data for bias analysis. Consequently, the Probe window display shown in the above graphic is empty. You can view bias point simulation results from either the output file generated during simulation or from the bias display available from the schematic page. To view results from the output file: 1. From the active schematic page, choose the PSpice - View Output menu to examine simulation results in the output file. Or from the Probe window, choose the View - Output File menu. Your results should look similar to the graphic that follows. 2-10 Analog Simulation with PSpice Version 16.2 November, 2008

Lesson 2 DC Bias Point Analysis 2. Close the output file. To examine simulation results from the schematic: 1. Choose PSpice - Bias Points - Enable to turn on the voltage and current bias displays. 2. Toggle on and off the bias display toolbar icons to alter and control the view of results output. 3. Select any of the nets in the schematic and then click on the Toggle Voltages toolbar icon. This enables you to toggle the voltage display of a single node. November, 2008 Analog Simulation with PSpice Version 16.2 2-11

DC Bias Point Analysis Lesson 2 Additional Lab Exercise 1. Edit the schematic and remove the ground symbol. 2. Simulate the circuit again. What errors do you get? Why? The error generated is is probably the most common error that PSpice users encounter. All SPICE-based simulators require that every analog node have a DC path to ground. This error is generally caused by either a missing ground symbol or an isolated node between two capacitors. 3. Replace the ground symbol after completing this exercise. STOP End of Lab 2-12 Analog Simulation with PSpice Version 16.2 November, 2008