Announcements. Chapter 2 - Part 1 1

Similar documents
Lecture 5. Chapter 2: Sections 4-7

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits

Experiment 3: Logic Simplification

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Chapter 2. Boolean Expressions:

MUX using Tri-State Buffers. Chapter 2 - Part 2 1

Unit-IV Boolean Algebra

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Standard Forms of Expression. Minterms and Maxterms

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Gate Level Minimization Map Method

Chapter 2 Boolean algebra and Logic Gates

2.6 BOOLEAN FUNCTIONS

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Chapter 2: Combinational Systems

Module -7. Karnaugh Maps

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

DKT 122/3 DIGITAL SYSTEM 1

IT 201 Digital System Design Module II Notes

Chapter 2 Combinational Logic Circuits

Combinational Logic Circuits

Combinational Logic & Circuits

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Circuit analysis summary

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Boolean Algebra and Logic Gates

CS8803: Advanced Digital Design for Embedded Hardware

Boolean algebra. June 17, Howard Huang 1

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

QUESTION BANK FOR TEST

Binary logic. Dr.Abu-Arqoub

Chapter 2 Combinational Logic Circuits


BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY,DHENKANAL LECTURE NOTES ON DIGITAL ELECTRONICS CIRCUIT(SUBJECT CODE:PCEC4202)

Lecture (05) Boolean Algebra and Logic Gates

Chapter 2 Combinational

Chapter 3. Gate-Level Minimization. Outlines

CprE 281: Digital Logic

Gate Level Minimization

MODULE 5 - COMBINATIONAL LOGIC

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

Summary. Boolean Addition

X Y Z F=X+Y+Z

Computer Science. Unit-4: Introduction to Boolean Algebra

Experiment 4 Boolean Functions Implementation

Digital Circuits ECS 371

Combinational Logic Circuits

Standard Boolean Forms

Specifying logic functions

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

ENGIN 112. Intro to Electrical and Computer Engineering

Designing Computer Systems Boolean Algebra

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

ELCT201: DIGITAL LOGIC DESIGN

Ch. 5 : Boolean Algebra &

Boolean Algebra & Digital Logic

Chapter 6 Selected Design Topics

Digital Logic Design (CEN-120) (3+1)

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

SWITCHING THEORY AND LOGIC CIRCUITS

1. Mark the correct statement(s)

2.1 Binary Logic and Gates

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

CMPE223/CMSE222 Digital Logic

Chap-2 Boolean Algebra

UNIT II. Circuit minimization

Chapter 3 Simplification of Boolean functions

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

ECE380 Digital Logic

Variable, Complement, and Literal are terms used in Boolean Algebra.

Digital Logic Lecture 7 Gate Level Minimization

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

CS470: Computer Architecture. AMD Quad Core

CS February 17

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

Digital logic fundamentals. Question Bank. Unit I

Code No: 07A3EC03 Set No. 1

Code No: R Set No. 1

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

ELCT201: DIGITAL LOGIC DESIGN

Combinational Logic Circuits Part III -Theoretical Foundations

Chapter 2 Part 4 Combinational Logic Circuits

Combinational Devices and Boolean Algebra

Simplification of Boolean Functions

Review: Standard forms of expressions

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

Introduction to Computer Architecture

Software Engineering 2DA4. Slides 2: Introduction to Logic Circuits

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN


Unit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic

Transcription:

Announcements If you haven t shown the grader your proof of prerequisite, please do so by 11:59 pm on 09/05/2018 (Wednesday). I will drop students that do not show us the prerequisite proof after this Wednesday. HW1 is available online already (due on Sept. 26 in class), make sure that you do the right questions. The text of HW1 is also posted online now. Chapter 2 - Part 1 1

The Grader s Office Hours GMCS 425 is grader s office. Josh: Monday/Wednesday 3:30pm-5:15pm; Thursday 9:30am-11:00am. Zach: Monday 11:30 am to 1:30 pm; Tuesday 1:30 pm to 3:30 pm; Wednesday 5:30 pm to 6:30 pm. Chapter 2 - Part 1 2

Overview Canonical Forms What are Canonical Forms? Minterms Index Representation of Minterms Sum-of-Minterm (SOM) Representations Chapter 2 - Part 1 3

Canonical Forms It is useful to specify Boolean functions in a form that: Allows comparison for equality. Has a correspondence to the truth tables Canonical Forms in common usage: Sum of Minterms (SOM) Chapter 2 - Part 1 4

Minterms Minterms are AND terms with every variable present in either true or complemented form. Given that each binary variable may appear normal (e.g., x) or complemented (e.g., ), there are 2 n minterms for n variables. Example: Two variables (X and Y)produce 2 x 2 = 4 combinations: (both normal) X XY Y XY XY (X normal, Y complemented) (X complemented, Y normal) (both complemented) Thus there are four minterms of two variables. x Chapter 2 - Part 1 5

Minterms Examples: Two variable minterms and maxterms. Index Minterm Maxterm 0 x y x + y 1 x y x + y 2 x y x + y 3 x y x + y The index above is important for describing which variables in the terms are true and which are complemented. Chapter 2 - Part 1 6

Standard Order Minterms are designated with a subscript The subscript is a number, corresponding to a binary pattern The bits in the pattern represent the complemented or normal state of each variable listed in a standard order. All variables will be present in a minterm and will be listed in the same order (usually alphabetically) Example: For variables a, b, c: Maxterms: (a + b + c), (a + b + c) Terms: (b + a + c), a c b, and (c + b + a) are NOT in standard order. Minterms: a b c, a b c, a b c Terms: (a + c), b c, and (a + b) do not contain all variables Chapter 2 - Part 1 7

Purpose of the Index The index for the minterm or maxterm, expressed as a binary number, is used to determine whether the variable is shown in the true form or complemented form. For Minterms: 1 means the variable is Not Complemented and 0 means the variable is Complemented. For Maxterms: 0 means the variable is Not Complemented and 1 means the variable is Complemented. Chapter 2 - Part 1 8

Index Example in Three Variables Example: (for three variables) Assume the variables are called X, Y, and Z. The standard order is X, then Y, then Z. The Index 0 (base 10) = 000 (base 2) for three variables). All three variables are complemented for minterm 0 ( X, Y, Z) and no variables are complemented for Maxterm 0 (X,Y,Z). Minterm 0, called m 0 is XYZ. Maxterm 0, called M 0 is (X + Y + Z). Minterm 6? Chapter 2 - Part 1 9

Index Examples Four Variables Index Binary Minterm Maxterm i Pattern m i M i 0 0000 abcd a b c 1 0001 abcd? 3 0011? a b c 5 0101 abcd a b c 7 0111? a b c 10 1010 abcd a b c 13 1101 abcd? 15 1111 abcd a b c d d d d d d Chapter 2 - Part 1 10

Function Tables for Both Minterms of Maxterms of 2 variables 2 variables x y m 0 m 1 m 2 m 3 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 1 0 1 1 0 0 0 1 x y M 0 M 1 M 2 M 3 0 0 0 1 1 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 1 1 1 0 Chapter 2 - Part 1 11

Observations In the function tables: Each minterm has one and only one 1 present in the 2 n terms (a minimum of 1s). All other entries are 0. Each maxterm has one and only one 0 present in the 2 n terms All other entries are 1 (a maximum of 1s). We can implement any function by "ORing" the minterms corresponding to "1" entries in the function table. These are called the minterms of the function. We can implement any function by "ANDing" the maxterms corresponding to "0" entries in the function table. These are called the maxterms of the function. This gives us two canonical forms: Sum of Minterms (SOM) Product of Maxterms (POM) for stating any Boolean function. Chapter 2 - Part 1 12

Minterm Function Example Example: Find F 1 = m 1 + m 4 + m 7 F1 = x y z + x y z + x y z x y z index m 1 + m 4 + m 7 = F 1 0 0 0 0 0 + 0 + 0 = 0 0 0 1 1 1 + 0 + 0 = 1 0 1 0 2 0 + 0 + 0 = 0 0 1 1 3 0 + 0 + 0 = 0 1 0 0 4 0 + 1 + 0 = 1 1 0 1 5 0 + 0 + 0 = 0 1 1 0 6 0 + 0 + 0 = 0 1 1 1 7 0 + 0 + 1 = 1 Chapter 2 - Part 1 13

Minterm Function Example F(A, B, C, D, E) = m 2 + m 9 + m 17 + m 23 F(A, B, C, D, E) = Chapter 2 - Part 1 14

Canonical Sum of Minterms Any Boolean function can be expressed as a Sum of Minterms. For the function table, the minterms used are the terms corresponding to the 1's For expressions, expand all terms first to explicitly list all minterms. Do this by ANDing any term missing a variable v with a term ( ). Example: Implement minterms. First expand terms: Then distribute terms: f Express as sum of minterms: f = m 3 + m 2 + m 0 f = f = x v v x y as a sum of x(y y) x y = xy xy x y Chapter 2 - Part 1 15

Another SOM Example Example: F = A B C There are three variables, A, B, and C which we take to be the standard order. Expanding the terms with missing variables: Collect terms (removing all but one of duplicate terms): Express as SOM: Chapter 2 - Part 1 16

Shorthand SOM Form From the previous example, we started with: F = A B C We ended up with: F = m 1 +m 4 +m 5 +m 6 +m 7 This can be denoted in the formal shorthand: F(A,B,C) = m(1,4,5,6,7) Note that we explicitly show the standard variables in order and drop the m designators. Chapter 2 - Part 1 17

Standard Forms Standard Sum-of-Products (SOP) form: equations are written as an OR of AND terms Standard Product-of-Sums (POS) form: equations are written as an AND of OR terms Examples: SOP: A B C A B C B POS: (A B) (A B C) C These mixed forms are neither SOP nor POS (A B C) (A C) ABC AC(A B) Chapter 2 - Part 1 18

Standard Sum-of-Products (SOP) A sum of minterms form for n variables can be written down directly from a truth table. Implementation of this form is a two-level network of gates such that: The first level consists of n-input AND gates, and The second level is a single OR gate (with fewer than 2 n inputs). This form often can be simplified so that the corresponding circuit is simpler. Chapter 2 - Part 1 19

Standard Sum-of-Products (SOP) A Simplification Example: F(A,B,C) = m(1,4,5,6,7) Writing the minterm expression: F = A B C + A B C + A B C + ABC + ABC Simplifying: F = Simplified F contains 3 literals compared to 15 in minterm F Chapter 2 - Part 1 20

AND/OR Two-level Implementation of SOP Expression The two implementations for F are shown below it is quite apparent which is simpler! A B C A B C A B C A B C A B C F A B C F Chapter 2 - Part 1 21

Weekly Exercise 1-2 Problems (P102 on text book) 2-1; 2-2; 2-7; 2-9(c); 2-10(c); 2-12(b) Get familiar with Table 2-6 (P49 on text book) Get familiar with the 6 identities on P53. Chapter 2 - Part 1 22

Hi-Impedance Outputs Logic gates introduced thus far have 1 and 0 output values, cannot have their outputs connected together, and transmit signals on connections in only one direction. Three-state logic adds a third logic value, Hi- Impedance (Hi-Z), giving three states: 0, 1, and Hi-Z on the outputs. The presence of a Hi-Z state makes a gate output as described above behave quite differently: 1 and 0 become 1, 0, and Hi-Z cannot becomes can, and only one becomes two Chapter 2 - Part 1 23

Hi-Impedance Outputs (continued) What is a Hi-Z value? The Hi-Z value behaves as an open circuit This means that, looking back into the circuit, the output appears to be disconnected. It is as if a switch between the internal circuitry and the output has been opened. Hi-Z may appear on the output of any gate, but we restrict gates to: a 3-state buffer, or a transmission gate, each of which has one data input and one control input. Chapter 2 - Part 1 24

The 3-State Buffer For the symbol and truth table, IN is the data input, and EN, the control input. For EN = 0, regardless of the value on IN (denoted by X), the output value is Hi-Z. For EN = 1, the output value follows the input value. Variations: Data input, IN, can be inverted Control input, EN, can be inverted by addition of bubbles to signals. Symbol IN OUT EN Truth Table EN IN OUT 0 X Hi-Z 1 0 0 1 1 1 Chapter 2 - Part 1 25

Sample Question 1 Demonstrate by means of truth tables the validity of the following identities: (a) DeMorgan's theorem for three variables: XYZ = X + Y + Z (b) The distributive law: X + YZ = (X + Y)(X + Z) Chapter 2 - Part 1 26

Solution to Sample Question 1 Chapter 2 - Part 1 27

Sample Question 2 Prove the identity of the following Boolean equations, using algebraic manipulation: XY + XY + XY = X + Y Chapter 2 - Part 1 28

Terms of Use 2004 by Pearson Education,Inc. All rights reserved. The following terms of use apply in addition to the standard Pearson Education Legal Notice. Permission is given to incorporate these materials into classroom presentations and handouts only to instructors adopting Logic and Computer Design Fundamentals as the course text. Permission is granted to the instructors adopting the book to post these materials on a protected website or protected ftp site in original or modified form. All other website or ftp postings, including those offering the materials for a fee, are prohibited. You may not remove or in any way alter this Terms of Use notice or any trademark, copyright, or other proprietary notice, including the copyright watermark on each slide. Return to Title Page Chapter 2 - Part 1 29