Konstantinos Krommydas, Ph.D.

Similar documents
GLAF: A Visual Programming and Auto- Tuning Framework for Parallel Computing

Stavros Nikolaou. 413 Gates Hall URL: Ithaca, NY, 14853, USA Date of Birth: December, 1987

Brian F. Cooper. Distributed systems, digital libraries, and database systems

CONCENTRATIONS: HIGH-PERFORMANCE COMPUTING & BIOINFORMATICS CYBER-SECURITY & NETWORKING

HPC code modernization with Intel development tools

University of Texas Administration Building Room Guadalupe Street Austin, TX Phone: (479)

First, the need for parallel processing and the limitations of uniprocessors are introduced.

Call for Papers for Communication QoS, Reliability and Modeling Symposium

EDUCATION RESEARCH EXPERIENCE

Dr. Spencer Sevilla Postdoctoral Researcher, University of Washington

AYAN MONDAL ayan.mondal/

Early Experiences Writing Performance Portable OpenMP 4 Codes

AMD ACCELERATING TECHNOLOGIES FOR EXASCALE COMPUTING FELLOW 3 OCTOBER 2016

Degree Branch / Specialization College University CSE SONA COLLEGE OF TECHNOLOGY : ASSISTANT PROFESSOR (SENIOR GRADE) ASSISTANT PROFESSOR

Big Data Systems on Future Hardware. Bingsheng He NUS Computing

Amy Babay April 2018

Expressing Heterogeneous Parallelism in C++ with Intel Threading Building Blocks A full-day tutorial proposal for SC17

Thesis: An Extensible, Self-Tuning, Overlay-Based Infrastructure for Large-Scale Stream Processing and Dissemination Advisor: Ugur Cetintemel

Trends and Challenges in Multicore Programming

Amir Aminzadeh Gohari

CS 553: Algorithmic Language Compilers (PLDI) Graduate Students and Super Undergraduates... Logistics. Plan for Today

Amy Babay November Doctor of Philosophy in Computer Science September 2018

THE COMPARISON OF PARALLEL SORTING ALGORITHMS IMPLEMENTED ON DIFFERENT HARDWARE PLATFORMS

Dr. Yassine Hariri CMC Microsystems

Architecture, Programming and Performance of MIC Phi Coprocessor

AREAS OF SPECIALIZATION. Digital Image Processing Computer Vision Pattern Recognition Image Retrieval Image Reconstruction Face Recognition

Trends in HPC (hardware complexity and software challenges)

Introduction CPS343. Spring Parallel and High Performance Computing. CPS343 (Parallel and HPC) Introduction Spring / 29

HPC future trends from a science perspective

ADAM CHLIPALA. Research interests. Education. Refereed conference papers

International Conference Russian Supercomputing Days. September 25-26, 2017, Moscow

30 Eleanor Dr., # 908, Ottawa, ON, Canada, K2E 7E5 +1 (613)

FACULTY PROFILE. Total Experience : Academic : 7 Years and 3 Months. Degree Branch / Specialization College University

FPGA-based Supercomputing: New Opportunities and Challenges

CURRICULUM VITÆ. Naama Kraus B.Sc. in Computer Science and Mathematics, Bar-Ilan University, Cum Laude GPA: 90.

Productive Performance on the Cray XK System Using OpenACC Compilers and Tools

Introduction II. Overview

CURRICULUM VITAE. June, 2013

Hybrid KAUST Many Cores and OpenACC. Alain Clo - KAUST Research Computing Saber Feki KAUST Supercomputing Lab Florent Lebeau - CAPS

MASTER OF SCIENCE (M.S.) MAJOR IN COMPUTER SCIENCE (NON-THESIS OPTION)

Chris Vegter University of Northern Colorado Monfort College of Business (970)

Overview. CS 472 Concurrent & Parallel Programming University of Evansville

Programming Models for Multi- Threading. Brian Marshall, Advanced Research Computing

Module Catalog M.Sc. Computational Science CS-M-F

Nomair A. Naeem. Personal Data. Education. Teaching Experience. Course Instructor/Sessional

General introduction: GPUs and the realm of parallel architectures

Parallel Programming. Michael Gerndt Technische Universität München

Discover Viterbi: Computer Science, Cyber Security & Informatics Programs. Viterbi School of Engineering University of Southern California Fall 2017

The Heterogeneous Programming Jungle. Service d Expérimentation et de développement Centre Inria Bordeaux Sud-Ouest

Hana' Ahmad Al-Theiabat

PORTING CP2K TO THE INTEL XEON PHI. ARCHER Technical Forum, Wed 30 th July Iain Bethune

HIGH PERFORMANCE COMPUTING (PLATFORMS) SECURITY AND OPERATIONS

How to Write Fast Code , spring st Lecture, Jan. 14 th

PHYSICS. Chair: David Baker. Faculty: Andra Petrean, David Whelan Visiting Faculty: Vince Gregoric Emeriti: Larry Robinson, Donald Salisbury

Girija J. Narlikar Forbes Avenue girija

2007 Doctor of Philosophy(Ph.D.) in Computer Science University of California, San Diego (UCSD)

Ph.D. in Computer Science (

High Performance Computing with Accelerators

GPU Architecture. Alan Gray EPCC The University of Edinburgh

Imani Palmer ipalmer2.web.engr.illinois.edu

Getting Started with Intel SDK for OpenCL Applications

A Total of 7 years of IT and Marketing Experience [6 years in Pakistan + 1 year in North Cyprus] in education and service industry.

S.No Description 1 Allocation of subjects to the faculty based on their specialization by the HoD 2 Preparation of college Academic Calendar and

Cuda C Programming Guide Appendix C Table C-

IWES st Italian Workshop on Embedded Systems Pisa September 2016

Interconnect Your Future

The University of Jordan. Accreditation & Quality Assurance Center. Curriculum for Doctorate Degree

OVERVIEW OF MPC JUNE 24 TH LLNL Meeting June 15th, 2015 PAGE 1

Vectorisation and Portable Programming using OpenCL

Addressing Heterogeneity in Manycore Applications

High performance computing and numerical modeling

Particle-in-Cell Simulations on Modern Computing Platforms. Viktor K. Decyk and Tajendra V. Singh UCLA

Scalable Critical Path Analysis for Hybrid MPI-CUDA Applications

Parallel Systems. Project topics

TOOLS FOR IMPROVING CROSS-PLATFORM SOFTWARE DEVELOPMENT

Matthew Patrick Sopha Clinical Assistant Professor Department of Information Systems, W. P. Carey School of Business, Arizona State University

A Translation Framework for Automatic Translation of Annotated LLVM IR into OpenCL Kernel Function

Advanced High Performance Computing CSCI 580

SUMMARY OF QUALIFICATIONS

NERSC Site Update. National Energy Research Scientific Computing Center Lawrence Berkeley National Laboratory. Richard Gerber

CUDA GPGPU Workshop 2012

HPC Architectures. Types of resource currently in use

Sermakani. AM Mobile: : IBM Rational Rose, IBM Websphere Studio Application Developer.

Dissertation: Analysis, Indexing and Visualization of Presentation Videos

Chapter 3 Parallel Software

Accelerating sequential computer vision algorithms using commodity parallel hardware

Finite Element Integration and Assembly on Modern Multi and Many-core Processors

Jim Boyd.NET Senior Software Engineer Independent Contractor

Aug till date, Assistant Professor (tenure-track) Department of Electrical Engineering, University of Texas at Dallas

Reconfigurable Architecture Requirements for Co-Designed Virtual Machines

Teaching and Examination Regulations

Department of Electrical and Computer Engineering, University of Rochester, Computer Studies Building,

Tutorial. Preparing for Stampede: Programming Heterogeneous Many-Core Supercomputers

Gassan Abu Jumra Alsyad

The Stampede is Coming: A New Petascale Resource for the Open Science Community

Please consult the Department of Engineering about the Computer Engineering Emphasis.

Big Data Meets High-Performance Reconfigurable Computing

The Rise of Open Programming Frameworks. JC BARATAULT IWOCL May 2015

Open Compute Stack (OpenCS) Overview. D.D. Nikolić Updated: 20 August 2018 DAE Tools Project,

GPGPU/CUDA/C Workshop 2012

Transcription:

, Ph.D. E-mail: kokrommi@gmail.com Phone: (+1) 540-394-0522 Web: www.cs.vt.edu/~kokrommy w LinkedIn: www.linkedin.com/in/krommydas EDUCATION Virginia Polytechnic Institute and State University (Virginia Tech), Department of Computer Science (August 2010 May 2017): Ph.D. Degree Thesis: Towards Enhancing Performance, Programmability, and Portability in Heterogeneous Computing GPA: 3.8/4 Advisor: Dr. Wu-chun Feng Virginia Polytechnic Institute and State University (Virginia Tech), Department of Computer Science (August 2010 December 2013): Master s Degree (non-thesis) GPA: 3.8/4 Advisor: Dr. Wu-chun Feng University of Thessaly (Greece), Department of Computer and Communications Engineering (September 2004 - June 2010): B.S. Diploma (5-year program, Thesis) GPA: 8.24/10 (Top 3% of graduating class) Thesis: Implementation of the AVS Video Decoder in Reconfigurable Logic Co-advisors: Dr. Nikolaos Bellas, Dr. Christos D. Antonopoulos RESEARCH INTERESTS High performance computing, Systems, Parallel computer architectures, Programming languages, Bioinformatics, Image and video processing TECHNICAL STRENGTHS Programming: C, C++, FORTRAN, Java, Perl, Shell scripting, SQL, HTML, PHP, JavaScript, SWIFT, MIPS assembly Parallel Programming: OpenMP, MPI, CUDA, OpenCL, Pthreads, MMX/SSE/AVX SIMD extensions Profiling & Debugging Tools: Intel VTune, NVIDIA Visual Profiler, AMD CodeXL, gprof, Intel Advisor, gdb Other Software & Tools: MS Visual Studio, Latex, SVN, GIT, Flex/Bison, MS Office 1

WORK EXPERIENCE Intel: Software Engineer, February 2017 now o Optimizing high-performance computing (HPC) parallel applications (quantum chemistry, computational cosmology) on Intel platforms (CPU, network fabric, I/O). Research on architectural innovations for future Intel processors based on HPC domain algorithm insights. Intel: Software Engineering Graduate Intern, August - December 2015 o Extended prior research prototype of GLAF, a visual-programming environment, for domain scientists to automate (parallel) OpenCL code generation. Enabled seamless portability of existing programs to GPU and FPGA platforms and enhanced programmability and functional/performance portability. Intel: Software Engineering Graduate Intern, May - December 2014 o Designed and implemented aspects of GLAF, an all-encompassing visual programming environment. Key elements are its intuitive programming interface for scientists, researchers and engineers, and its serial and parallel code generation (C, FORTRAN) and optimization back-ends. Virginia Tech: Graduate Teaching Assistant (CS 4504: Computer Architecture - Spring 2014, Spring 2016 and CS 4234: Parallel Computing - Fall 2016) o Assisted with teaching (multiple guest lectures), and material creation (lecture presentations, homework problems, programming assignments, semester-long projects, exams). Led review sessions, and did grading. Virginia Tech: Graduate Research Assistant (Synergy Lab), August 2010 December 2016 (except periods noted above) o Extended AVS video decoder optimizations and explored performance trade-offs in large-scale multiprocessors (experimental Intel Many-core Testing Lab). Addressed scalability issues and devised algorithmic remedies to overcome architectural bottlenecks and load imbalance. o Investigated the suitability and performance of fine-grained, hybrid parallelization approaches for protein sequence alignment (BLAST algorithm) on the GPU. Proposed and prototyped compressive genomics approaches for storage reduction and performance improvements. o Examined performance and portability aspects of the OpenCL Dwarfs benchmark suite on architecturally diverse, heterogeneous parallel platforms (CPU, APU, GPU, FPGA and Intel MIC). Revamped OpenCL Dwarfs by extending robustness, benchmarks coverage and benchmarking capabilities, and enabling uniformity of cross-platform optimization levels. o Mapped, optimized, and characterized molecular modeling (electrostatic surface potential calculation) algorithms across modern multi- and many-core architectures. Conducted a quantitative and qualitative study on the performance, programmability and portability trade-offs. o Proposed and implemented a novel motif-based benchmarking methodology for rapid evaluation of composite/fused heterogeneous architectures. Applied the proposed methodology to a diverse set of candidate platforms and provided projected performance insights. 2

o Enhanced robustness of our GLAF visual-programming framework to support automatic parallelization and optimization of large-scale FORTRAN legacy applications. Applied on NASA weather modeling and computational fluid dynamics algorithms (NASA-funded project). University of Thessaly: Undergraduate Researcher, Spring 2009 Spring 2010 o Algorithmic mapping and performance optimization of the AVS Video decoder on multicore CPUs. Exploited x86 SIMD capabilities and parallelized using macroblock-level dynamic multithreading schemes. Achieved real-time highdefinition video decoding. o Implemented and evaluated AVS video decoder kernels on a Xilinx ML405 FPGA with embedded PowerPC CPU. Created soft core IP for custom motion compensation peripheral and enabled integration within an embedded Xilinx PowerPC-based Linux distribution. PEER-REVIEWED PUBLICATIONS Krommydas, K.; Feng, W-C.; Telescoping Architectures: Evaluating Next Generation Heterogeneous Computing, 2016 IEEE International Conference on High Performance Computing, Data, and Analytics (HiPC), 19-22 December 2016 Krommydas, K.; Sasanka, R.; Feng, W-C.; Bridging the FPGA Performance- Programmability Gap via Automatic OpenCL Code Generation and Tuning, 2016 IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), 6-8 July 2016 Krommydas, K.; Feng, W-C.; Antonopoulos, C.D.; Bellas, N.; OpenDwarfs: Characterization of Dwarf-based Benchmarks on Fixed and Reconfigurable Architectures, Journal of Signal Processing Systems, Springer, October 2015 Krommydas, K.; Sasanka, R.; Feng, W-C.; GLAF: A Visual Programming and Auto-tuning Framework for High-performance Computing, 2015 ACM International Conference on Supercomputing (ICPP), 1-4 September 2015 Kalidas, R.; Daga, M.; Krommydas, K.; Feng, W-C.; On the Performance, Energy, and Power of Data-Access Methods in Heterogeneous Computing Systems, 2015 IEEE International Parallel and Distributed Processing Symposium Workshops High-Performance, Power-Aware Computing (HPPAC), 25-29 May 2015 Feng, W-C.; Krommydas, K.; Zhang L.; CentroidBLAST: Accelerating Sequence Search via Clustering, 7 th International Conference on Bioinformatics and Computational Biology (BICOB), 9-11 March 2015 Krommydas, K.; Feng, W-C.; Owaida, M.; Antonopoulos, C.D.; Bellas, N.; On the Characterization of OpenCL Dwarfs on Fixed and Reconfigurable Platforms, 2014 IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), 18-20 June 2014 (Best paper finalist Top 3) Krommydas, K.; Scogland, T.; Feng W-C.; On the Programmability and Performance of Heterogeneous Architectures, 2013 IEEE International Conference on Parallel and Distributed Systems (ICPADS), 15-18 December 2013 3

Krommydas, K.; Antonopoulos, C.D.; Bellas, N.; Feng, W-C.; AVS Video Decoder on Multicore Systems: Optimizations and Tradeoffs, 2011 IEEE International Conference on Multimedia and Expo (ICME), 11-15 July 2011 Krommydas, K.; Tsoublekas, G.; Antonopoulos, C.D.; Bellas, N.; Mapping and Optimization of the AVS Video Decoder on a High Performance Chip Multiprocessor, 2010 IEEE International Conference on Multimedia and Expo (ICME), 19-23 July 2010 INVITED TALKS/PRESENTATIONS GLAF: Parallel Programming for the Masses, NASA Langley Research Center, Hampton, VA, May 10 2017 Tutorial: Accessing and Using the GLAF Prototype, NASA Langley Research Center, Hampton, VA, September 30 2016 Performance, Programmability, and Portability in Heterogeneous Computing: A Multi-Faceted Perspective and Case Study, Computer Science Department Seminar - Old Dominion University (ODU), Norfolk, VA, March 4 2016 HONORS AND AWARDS ICTAS Doctoral Scholars Program Award, Virginia Tech (2010-2014) Gerondelis Foundation Scholarship, USA (2011) Technical Chamber of Greece Top Student Award (awarded yearly to the top graduating student of each Polytechnic department), Greece (2010) PROFESSIONAL SERVICE AND ACTIVITIES Referee of Publications: o ACM Transactions of Reconfigurable Technology and Systems (TRETS) o IEEE Transactions on Very Large Scale Integration Systems (TVLSI) o ACM Transactions on Multimedia Computing Communications and Applications (TOMCCAP) o Design Automation Conference (DAC) o IEEE Access Journal o International Journal of High Performance Computing Applications (IJHPCA) Sage o Journal on Concurrency and Computation: Practice and Experience - Wiley o IETE Technical Review Journal Taylor & Francis o International Workshop on Accelerators and Hybrid Exascale Systems (AsHES) IEEE IPDPS Workshop (IPDPSW) 4

o Morgan-Kaufmann Book Proposals Reviewer ( High-performance Parallelism Pearls II Multicore and Manycore Approaches, Intel Xeon Phi Processor (Knights Landing) High Performance Programming ) Technical Program Committee/Conference Organization Participation: o Vice-Chair of Poster Session, 47 th Processing (ICPP 2018) International Conference on Parallel o Technical Program Committee Member, 7 th Workshop on Parallel Programming Models (IPDPS 2018 Workshop) Professional Membership: o IEEE Administrative Service: o President for the Virginia Tech Hellenic Student Association (2013-2015) o Public Relations Officer for the Virginia Tech Hellenic Student Association (2011-2013) o Graduate Student Committee for the Virginia Tech College of Engineering (2010-2011) o Local Organization Committee for the 3rd National Pan-Hellenic Electrical & Computer Engineering Students Conference - University Of Thessaly branch (2009) o Student Representative at the General Board of the Computer and Communication Engineering Dept. (2007-2008) 5