Best practices for EMI filtering and IC bypass/decoupling applications

Similar documents
Application Suggestions for X2Y Technology

High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam

EMI Filtering of an Automotive Engine Controller Module Connector. Test Results #TR 2004, v1.0

AN_8430_002 April 2011

Electromagnetic Compatibility ( EMC )

Application Note, V 1.0, April 2005 AP32086 EMC. Design Guideline for TC1796 Microcontroller Board Layout. Microcontrollers. Never stop thinking.

10/100 Application Note General PCB Design and Layout Guidelines AN111

Practical Shielding, EMC/EMI, Noise Reduction, Earthing and Circuit Board Layout

W5100 Layout Guide version 1.0

EasyCable CompactPCI Backplane

ESD Prevention Best Practices

Homework 6: Printed Circuit Board Layout Design Narrative

Symbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V

ASIX USB-to-LAN Applications Layout Guide

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT DC BIT MICROPOWER NO LATENCY DELTA SIGMA ADC LTC2400 DESCRIPTION

Application Note AN105 A1. PCB Design and Layout Considerations for Adesto Memory Devices. March 8, 2018

Skywire Hardware Design Checklist NimbeLink Corp Updated: August 2018

Implementing LVDS in Cyclone Devices

Malikarjun Avula, Emil Jovanov Electrical and Computer Engineering Department University of Alabama in Huntsville CPE 495 September 03, 2009

Design Guideline for TC1791 Microcontroller Board Layout

Design Guideline for TC1798 Microcontroller Board Layout

REV CHANGE DESCRIPTION NAME DATE. A Release

Electrical optimization and simulation of your PCB design

Thermocouple Input Module Product Specifications and Installation Data

IP1001 LF DESIGN & LAYOUT GUIDELINES

Design Guideline for TC1782 Microcontroller Board Layout

LONWORKS. TPT Twisted Pair Transceiver Module User s Guide. Revision 3. C o r p o r a t i o n C

PAM8304-EV board User Guide AE Department. Date Revision Description Comment

EMI/ESD Filters for Cellular Phones

Application Note. EMC Design Guide. F 2 MC-8L Family. History 04 th Jul 02 NFL V1.0 new version

DAC348x PCB Layout Guidelines for the Multi-Row QFN package

ProASIC PLUS SSO and Pin Placement Guidelines

PAC52XX PCB Design and Layout Guidelines

Application Note: AN-146. Guidelines for Effective LITELINK Designs. AN-146-R03 1

EMC Guidelines for MPC500-Based Automotive Powertrain Systems

1 x 1.7 W CS35L01 Amplifier Reference Design Kit

ECE383: Microprocessors Lab 9 Analog-to-Digital and Digital-to-Analog Conversion with I 2 C Serial EEPROM Data Storage

DM9051NP Layout Guide

Session 4a. Burn-in & Test Socket Workshop Burn-in Board Design

S Application Circuit with SATA Input/Output S Eye Diagram Test Circuit with SMA Inputs/ Outputs

Features. General Description. Ordering Information. Component List

CompuScope 3200 product introduction

AN LAN9500/LAN9500i Layout Guidelines. Chapter 1 Introduction. 1.1 References

Evaluates: MAX2120. MAX2120 Evaluation Kit. General Description. Features. Ordering Information. Component List

APPLICATION NOTES. Wire Gauge and Distance to Load

DSL03-24T ULTRA LOW CAPACITANCE STEERING DIODE/THYRISTOR ARRAY DESCRIPTION SOT-23-6 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS

(Cat. No A1B, -A2B, -A3B, -A3B1, -A4B Series B) Installation Data. Make sure you have these items:

MAX2009/MAX2010 Evaluation Kits

Dwarf Boards. DB021 : L298 dual motor driver

ST SPC58 B Line Emulation Adapter System

REV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement

Homework 6: Printed Circuit Board Layout Design Narrative

2.7 W x 4 CS35L00 Amplifier Demonstration Board

AN2734 Application note S-Touch design procedure Introduction

ProASIC3/E SSO and Pin Placement Guidelines

ULTRASONIC SENSOR ICs PCB LAYOUT GUIDELINES AN 0082

Use of Simulation Software in Pre-Qualification Tests

Intellia Input /Output modules for FX fire detection system

REV CHANGE DESCRIPTION NAME DATE. A Release

QDR II SRAM Board Design Guidelines

GRAPHICS CONTROLLERS APIX PCB-DESIGN GUIDELINE

REV CHANGE DESCRIPTION NAME DATE. A Release

ESD Protection Layout Guide

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

Physical Implementation

Access PIN-TIA Receivers for 155 Mb/s and 622 Mb/s EDR 51xx Series

Prepared by: Jim Lepkowski ON Semiconductor

ONE STOP SOLUTION FOR YOUR EMBEDDED SYSTEMS NEEDS

NCN1154MUTGEVB. NCN1154 DP3T USB 2.0 High Speed Audio Switch Evaluation Board User's Manual EVAL BOARD USER S MANUAL

MBP68300 SERIES. AC-distribution, Static Switch and Manual Bypass for DAC60000 Dual Inverters. BPU69000 Dual External static switch Plug-in unit

Application Note 1242

AP XC2000 & XE166 Families. Design Guidelines for XC2000 & XE166 Microcontroller Board Layout. Microcontrollers

NB7L72MMNGEVB. NB7L72MMNG Evaluation Board User's Manual EVAL BOARD USER S MANUAL

S Proven PCB Layout S Fully Assembled and Tested. Maxim Integrated Products 1

AN USB332x Transceiver Layout Guidelines

BG2E Universal Gate Drive Prototype Board

This application note is written for a reader that is familiar with Ethernet hardware design.

MAX14972 Evaluation Kit Evaluates: MAX14972

Installation Instructions

DS1086LPMB1 Peripheral Module

Revision Issue Date Pages Affected A0 08/14/2006 ALL Modify From CP-8120 Specification Rev:ED by Customer given.

PCB Layout and Design Considerations for CH7231A

AN-1055 APPLICATION NOTE

Tsi384 Board Design Guidelines

1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors

Specifications are at T A = 25 C

CP05 - CP24C MULTI-LINE TVS ARRAY PIN CONFIGURATIONS

Enabling IoT with OSD335x using Wi-Fi and Bluetooth Rev.1 3/07/18

Evaluates: MAX MAX14970 Evaluation Kit. General Description. Quick Start (Application Circuit) Features. Table 1. Default Shunt Positions

Sierra Radio Systems. Digital Compass. Reference Manual. Version 1.0

Installation Instructions

250 Mbps Transceiver in LC FB2M5LVR

Digilab 2 Reference Manual

PSOT03LC - PSOT36LC 500 WATT ULTRA LOW CAPACITANCE TVS ARRAY DESCRIPTION SOT-23 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS

S1R77022 PCB Design Guide

Optimizing Wide Vin Designs with LDOs

POL BMR466 Evaluation Board

REV CHANGE DESCRIPTION NAME DATE. A Release

Technical Article. EMC f ilters for medical devices

Module 7 Electronics Systems Packaging

Transcription:

X2Y Component Connection and PCB Layout Guidelines Best practices for EMI filtering and IC bypass/decoupling applications X2Y Attenuators, LLC 1

Common X2Y Circuit Uses EMI FILTERING Conducted and Radiated Emission Filtering RFI Susceptibility Filtering B G1 G2 A Systems with separate ground Systems without separate ground External + Line + External Pwr Pwr External - Line - External GND GND A/B terminations attach to pairs of signal or power conductors G1/G2 terminations attach to GND (0V reference) For circuits having just power and GND (two conductors only), the A/B terminations attach to the power & GND return wires and the G1/G2 terminations attach to the board GND (0V reference) X2Y Attenuators, LLC 2

Trace - Via Layouts, EMI Filtering The following are key elements of Good Mounting Practice when applying X2Y components with traces and vias on the PCB. X2Y Attenuators, LLC 3

Common X2Y Circuit Uses BYPASS / DECOUPLING There are two basic connection options for power bypass, either is equally effective. G1 A B G2 Often used for inner-plane bypassing More convenient when bypassing a surface power trace X2Y Attenuators, LLC 4

Trace - Via Layouts, Bypass / Decoupling The following are key elements of Good Mounting Practice when applying X2Y components with traces and vias on the PCB. X2Y Attenuators, LLC 5

Via Layouts, Bypass / Decoupling The following are key elements of Good Mounting Practice when applying X2Y components with vias on the PCB. X2Y Attenuators, LLC 6

Trace - Via Layout Summary The following are key elements of Good Mounting Practice when applying X2Y components with traces and vias on the PCB. X2Y Attenuators, LLC 7

Examples 1, 2: Dual-Line EMI Filtering Minimize RF Return Polygon attachment inductance to enclosure (metal enclosures only) Power Internal Signal A Internal Signal B Connect G1/G2 to RF Return Polygon located on layer 2, close to X2Y 1) Dual-Line EMI filtering of two conductor power feed. 2) Dual-Line EMI filtering of two conductor signal feed. X2Y Attenuators, LLC 9

Dual-Line EMI Filtering Example 3 This design allows RF noise energy to bypass X2Y filter. This design focuses the RF noise energy to X2Y filter X2Y Attenuators, LLC 10

Examples 4,5: Dual Line EMI Filtering TMDS Data + or TMDS Clock + TMDS Data - or TMDS Clock - Signal Cable I/O Example X2Y layout Power and Signal Cable I/O X2Y Attenuators, LLC 11

Example 6: EMI Filter & Pwr Bypass IC +/- power pins on same side: Single X2Y replaces 4 MLCCs, bypassing both the power rails. X2Y applied as dual-line input filter. IC +/- power pins on opposite sides, X2Y is applied in bypass on each power rail. X2Y Attenuators, LLC 12

IC Power Bypass: Inner Planes Attachment Multiple X2Y components are attached between the inner Vcc an GND planes on this PCB for FPGA power bypassing. IC Power Bypass / Decoupling Vcc A G1 G2 B X2Y Attenuators, LLC 13

IC & Connector Pin Placement Trace / GND plane attachment Trace / GND flood attachment Power Bypass Power Bypass I/O Connector EMC Filtering Best Immunity Best Emissions Best Immunity X2Y Attenuators, LLC 14

IC Power Bypass : Reduced EMC Using 6-vias and a continuous trace under the X2Y results in the lowest PDN impedance to GND Using 5-vias, removing via between the IC pin and X2Y, maximizes RF noise immunity. All noise must first go through the X2Y filter before reaching the IC power pin. X2Y Attenuators, LLC 15

IC Power Bypass: BGA Layout with X2Y 0402 Size X2Y, 1 mm pitch 0603 Size X2Y, 1mm pitch X2Y Attenuators, LLC 16

We're here to help Johanson provides first time adopters with application engineering assistance including part selection, schematic design review and PCB layout review. Contact your local field sales representative for more information. Thank You for your interest in the X2Y Solution X2Y Attenuators, LLC 17