Electronic Engineering Part 1 Laboratory Experiment. Digital Circuit Design 1 Combinational Logic. (3 hours)

Similar documents
LAB #1 BASIC DIGITAL CIRCUIT

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

QUESTION BANK FOR TEST

(ii) Simplify and implement the following SOP function using NOR gates:

Lecture (03) Binary Codes Registers and Logic Gates

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )


Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

Combinational Circuits

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

DIGITAL ELECTRONICS. Vayu Education of India

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

Digital Logic Design Exercises. Assignment 1

EECS150, Fall 2004, Midterm 1, Prof. Culler. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function.

R10. II B. Tech I Semester, Supplementary Examinations, May

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

END-TERM EXAMINATION

Scheme G. Sample Test Paper-I

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

CSE303 Logic Design II Laboratory 01

This podcast will demonstrate a logical approach as to how a computer adds through logical gates.

CENG 241 Digital Design 1

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits

6. Combinational Circuits. Building Blocks. Digital Circuits. Wires. Q. What is a digital system? A. Digital: signals are 0 or 1.

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

Combinational Circuits

Code No: R Set No. 1

Combinational Logic II

Philadelphia University Student Name: Student Number:

Digital Techniques. Lecture 1. 1 st Class

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

Code No: R Set No. 1

This presentation will..

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Combinational Logic & Circuits

Code No: 07A3EC03 Set No. 1

DIGITAL ELECTRONICS. P41l 3 HOURS

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

Digital Circuits. Page 1 of 5. I. Before coming to lab. II. Learning Objectives. III. Materials

Experimental Methods I

CS470: Computer Architecture. AMD Quad Core

Combinational Circuits Digital Logic (Materials taken primarily from:

WELCOME TO. ENGR 303 Introduction to Logic Design. Hello my name is Dr. Chuck Brown

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Chapter 2. Boolean Algebra and Logic Gates

DE Solution Set QP Code : 00904


ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

6: Combinational Circuits

Logic Gates and Boolean Algebra ENT263

Lecture 10: Combinational Circuits

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Combinational Circuits

01 Introduction to Digital Logic. ENGR 3410 Computer Architecture Mark L. Chang Fall 2008

Computer Organization and Levels of Abstraction

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

COMP combinational logic 1 Jan. 18, 2016

Boolean Algebra and Logic Gates

Injntu.com Injntu.com Injntu.com R16

Discharge by touching: BNC coax shield, outlet metal cover plate, wire connected to GND

EECS 150 Homework 7 Solutions Fall (a) 4.3 The functions for the 7 segment display decoder given in Section 4.3 are:

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Gate Level Minimization Map Method

Mark Redekopp, All rights reserved. EE 352 Unit 8. HW Constructs

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

Software and Hardware

2.1 Binary Logic and Gates

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Code No: R Set No. 1

Experiment 9: Binary Arithmetic Circuits. In-Lab Procedure and Report (30 points)

IA Digital Electronics - Supervision I

1. Mark the correct statement(s)

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

CS429: Computer Organization and Architecture

Written exam for IE1204/5 Digital Design Thursday 29/

Scheme I. Sample Question Paper

EECS Components and Design Techniques for Digital Systems. Lec 07 PLAs and FSMs 9/ Big Idea: boolean functions <> gates.

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

Binary Adders: Half Adders and Full Adders

Experiment 4 Boolean Functions Implementation

Computer Organization and Levels of Abstraction

Chapter 2 Basic Logic Circuits and VHDL Description

Combinational Logic Circuits

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Course Title III Allied Practical** IV Environmental Studies #

Chap-2 Boolean Algebra

01 Introduction to Digital Logic. ENGR 3410 Computer Architecture Mark L. Chang Fall 2006

LOGIC CIRCUITS. Kirti P_Didital Design 1

Basic Arithmetic (adding and subtracting)

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

Digital Systems and Binary Numbers

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

Chapter 3. Gate-Level Minimization. Outlines

NAND. Grade (10) Instructor. Logic Design 1 / 13

Hours / 100 Marks Seat No.

Chapter 3. Boolean Algebra and Digital Logic

Binary Values. CSE 410 Lecture 02

Transcription:

Electronic Engineering Part 1 Laboratory Experiment Digital Circuit Design 1 Combinational Logic (3 hours) 1. Introduction These days most signal processing is done digitally. Electronic signals (representing physical quantities such sound, brightness, position, speed) are stored and processed as numbers. Although numbers could be processed in decimal form this is inconvenient because ten different voltage or current levels would be required for each digit. Instead binary codes are used; these use binary digits (bits) which have two values: 0 or 1. Binary values 0 and 1 are represented in digital circuits by distinct voltage levels. Normally low voltages represent 0, and high voltages represent 1. The exact voltage ranges used depend on the electronic logic family being used, and different logic families are not normally compatible. 2. Boolean Algebra Boolean Algebra is an algebra of 2-state quantities, and is there appropriate for describing operations on binary digits. In Boolean algebra there are three basic operators: NOT, AND and OR. The NOT function operates on a single Boolean variable. The symbol for NOT is a line over the variable: NOT X = X The effect of the NOT operator is defined by the truth table: X X 0 1 1 0 A truth table can be used to define any function of any number of Boolean variables. There is a row for every combination of values of the variables, and in every row the value of the function is specified. A truth table for n variables has 2 n rows. The AND and OR functions operate between 2 or more variables and are represented by. and + respectively: X AND Y = X. Y X OR Y = X + Y The effect of the AND and OR operators for 2 variables is defined by the truth table: X Y X. Y X + Y 0 0 0 0 0 1 0 1 1 0 0 1 1 1 1 1 JBG Version 1 1

In other words X.Y is 1 if X=1 and Y=1, and is 0 otherwise. X+Y is 1 if X=1 or Y=1, and is 0 otherwise. The effect of the AND and OR operators for 3 variables is defined by the truth table: X Y Z X. Y. Z X + Y + Z 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 Any Boolean function can be expressed using these three operators. For example: F = Z.( X + Y ) Truth tables and Boolean expressions are equivalent ways of defining Boolean functions. For example the Boolean function F of the four variables A, B, C and D might be defined by the expression: F = A.( B + C + B. C) + A. B.( C + D) The equivalent truth table is: A B C D F 0 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 1 1 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1 0 0 0 0 1 0 0 1 0 1 0 1 0 0 1 0 1 1 0 1 1 0 0 1 1 1 0 1 0 1 1 1 0 0 1 1 1 1 0 JBG Version 1 2

3. Logic Tutor You will be doing experiments on logic gates using a logic tutor. This is a board on which there is a selection of electronic logic gates, flip-flops and input and output devices. Patch wires are provided to make interconnections between different devices. Before the board can be used power must be provided. Connect 0V and +5V from a power supply to the connectors at the top-left of the board; the 7-segment indicator at the top-right should now display 0. The primary input devices are the switches S1 to S4. These generate a 0 or 1 depending on the position of the switch slider. The primary output devices are the light-emitting diodes (leds) LP1 to LP4. These light up if their input is a logical 1, otherwise they remain off. Connect S1 to LP1 and confirm that the led indicator responds to the logic value from the switch. JBG Version 1 3

4. Gates Digital (binary) signals are processed by gates. Gates have one output terminal, and one or more input terminals. In addition to the NOT, AND and OR gates, there are two other important gate types: NAND and NOR. These are universal gates and any Boolean function can be generated using only NAND gates or only NOR gates. Gates can be interconnected to generate more complex functions. For example the function: F = A + B. C. D can be generated by the digital circuit: Digital circuits which do not have feedback generate a Boolean function of the input variables and do not have the property of memory. Such digital circuits are termed combinational. Digital circuits with feedback can have memory, and are termed sequential. JBG Version 1 4

4.1. The NOT Gate Connect S1 to the input of NOT gate G15, and connect the output of the gate to LP1. Draw a truth table for the gate. It is bad practice to leave any gate input unconnected. For many logic families the logic value at an unconnected input is undefined, and may change unpredictably; certainly it is wrong to assume that an unconnected input will assume logic 0. The logic family used in the logic tutor is TTL (transistor-transistor logic), which was once the most popular logic family but is now obsolete and not used in new designs. Disconnect the NOT gate input and observe the output value. Deduce the logic value at the unconnected input. 4.2. The AND Gate Connect S1-S4 to the inputs of AND gate G2, and connect the output of the gate to LP1. Draw a truth table for this gate by selecting all 16 combinations of input values and observing the output. Is it in accordance with the definition of the AND function give above? 4.3. The OR Gate Draw a truth table for the OR gate G9. Is it in accordance with the definition of the OR function give above? 4.4. The NAND Gate NAND gates are termed universal because any Boolean Function can be implemented using only gates of this type. Draw a truth table for NAND gate G14. To show that this type of gate is universal is simply necessary to prove that it can be used to perform the operations NOT, AND and OR. Since any Boolean function can be expressed using these operators it follows that NAND gate alone can implement any Boolean function. There are two ways of connecting a NAND gate to perform the NOT operation. (a) Apply the input signal to all the gate inputs connected together. (b) Apply the input signal to any gate input and connect all the other gate inputs to logic 1. Logic 1 signals are available from the bottom-left of the logic tutor. Confirm that both of these methods implement the NOT operation. JBG Version 1 5

Connect the output of the NAND gate to the input of a NOT gate, and draw a truth table for the combination. You should find that the truth table corresponds to the AND operation. Now remove the output NOT, and connect four NOT gates in the input lines of the NAND gate. Draw a truth table for this combination. You should find that the truth table corresponds to the OR operation. This proves that the NAND gate is indeed universal. 4.5. The NOR Gate NOR gates are also universal. Draw a truth table for NOR gate G17. There are two ways of connecting a NOR gate to perform the NOT operation. (a) Apply the input signal to all the gate inputs connected together. (b) Apply the input signal to any gate input and connect all the other gate inputs to logic 0. Confirm that both of these methods implement the NOT operation. Devise combinations of a NOR gate and NOT gates to perform the operations of AND and OR. Draw truth tables to confirm that your circuits operate as expected. JBG Version 1 6

5. Combinational Logic Systems Devise a system of logic gates to generate the Boolean function F of the four variables A, B, C and D: F = A.( B + C + B. C) + A. B.( C + D) Start by implementing the overall OR function using gate g12: Then use appropriate gates to generate the rest of the Boolean expression. If you require a 3-input AND or NAND gate, use a 4-input gate and connect the unused input to logic 1; if you require a 3- input OR or NOR gate, use a 4-input gate and connect the unused input to logic 0. Connect the inputs A, B, C and D to the switches S1-S4 and draw a truth table for this circuit. It should correspond to the truth table for this function shown in the section on Boolean Algebra above. This Boolean function can be simplified (either by a graphical method based on K-maps or by using the Quine-McCluskey method). Its simplified form is: F = A + B. C. D Implement this expression on the logic tutor. When you have built the circuit draw a truth table and confirm that it does indeed generate the same function as the circuit for the more complex expression. This function can be manipulated algebraically into a form suitable for implementing using universal gates. For NAND gates: F = ( A.( B. C. D)) Start by implementing the overall NAND function: Then use appropriate NAND gates to generate the rest of the Boolean expression. You will be unable to implement the NOT functions using NAND gates because of the limited number of NAND gates on the logic tutor. Instead use the NOT gates provided. When you have built the circuit draw a truth table and confirm that it generates the correct function. JBG Version 1 7

6. The Exclusive-OR Function A function that is commonly required in digital circuits is the exclusive-or (XOR) function. This has the symbol : X XOR Y = X Y Exclusive OR is used, for example, in binary adders, parity generators and Gray-to-binary code converters. For two variables XOR is similar to OR, except when both variables are 1 then the result is 0: X Y X Y 0 0 0 0 1 1 1 0 1 1 1 0 The effect of the XOR operator for 3 variables is shown in the truth table: X Y Z X Y Z 0 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 0 1 1 1 1 The result of XOR-ing any number of variables is 1 if an odd number of the variables is 1; otherwise the result is 0. Devise a combination of NOR, AND and OR gates to generate the XOR function between two variables. Construct the circuit and draw a truth table. Confirm that the truth table corresponds with that given above. The XOR function between any number variables can be generated using 2-input XOR gates. For example a 3-input XOR function can be generated using two 2-input XORs: X Y Z = ( X Y ) Z Construct a second 2-input XOR circuit, and connect this with the original 2-input XOR to create a 3- input XOR function. Draw a truth table. Confirm that the truth table corresponds with that of the 3- input XOR function given above. JBG Version 1 8