Module Introduction. Purpose This training module covers 68K/ColdFire Ethernet and USB

Similar documents
Hardware Reference. PNP/5280 Board Revision 1.0

Hello, and welcome to this presentation of the STM32L4 USB 2.0 Full Speed interface. It covers the features of this interface, which is widely used

Hello, and welcome to this presentation of the STM32L4 s full-speed on-the-go (OTG) USB device interface. It covers the features of this IP, which is

chipkit Network Shield Reference Manual Overview Revised February 26, 2016 This manual applies to the chipkit Network Shield rev.

USB Hub Controllers USB Host Controllers USB Dual-Role (Host/ Peripheral) Controllers. Carkit

ECE 471 Embedded Systems Lecture 30

Programmable Logic Design Grzegorz Budzyń Lecture. 15: Advanced hardware in FPGA structures

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

OPB Universal Serial Bus 2.0 Device (v1.00a)

* USB Full-Speed Hub Controller

Integrated Device Technology, Inc Stender Way, Santa Clara, CA Phone #: (408) Fax #: (408) Errata Notification

CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine

Glomation. Evaluation Carrier Board GECB-9GX5 Quick Start Guide

System-on-a-Programmable-Chip (SOPC) Development Board

Creating Power-Efficient Designs with the ArcticLink Solution Platform

1.1 MPC860T PowerQUICC Key Features

USB3300. Hi-Speed USB Host or Device PHY with ULPI Low Pin Interface PRODUCT FEATURES. Data Brief

MCF5445x ColdFire Microprocessor Product Brief Supports MCF54450, MCF54451, MCF54452, MCF54453, MCF54454, & MCF54455

RL78 Serial interfaces

Additional Chip Select Allows Another Device to Be Accessed from the ISA Bus. Plug and Play Register Settings Stored in External Low Cost E 2 PROM.

USB evaluation kits and reference tools

Microchip Summary Ethernet GigEpack

BlazePPS (Blaze Packet Processing System) CSEE W4840 Project Design

Quick Start Guide for TWR-SER2 TOWER SYSTEM. TWR-SER2 Enhanced serial module

21145 Phoneline/Ethernet LAN Controller

Complete USB2.0 Digital Wireless Audio Dongle

MCF548X Family Integrated Microprocessor Product Brief

Freescale Semiconductor, I. Product Brief Integrated Multiprotocol Processor with Ethernet

IMPORTANT DIFFERENCES

USB Complete. The Developer's Guide Fifth Edition. Jan Axelson. Lakeview Research LLC Madison, WI 53704

LAN9500/LAN9500i LAN9500A/LAN9500Ai USB 2.0 to 10/100 Ethernet Controller

LAN bit Non-PCI 10/100 Ethernet Controller with HP Auto-MDIX Support PRODUCT FEATURES. Highlights. Target Applications.

Genesys Logic, Inc. GL823K. USB 2.0 SD/MSPRO Card Reader Controller. Datasheet. Devin Qiu Q:

Microprocessors LCD Parallel Port USB Port

Serial Communications

HT42B534-x USB to UART Bridge IC

systems such as Linux (real time application interface Linux included). The unified 32-

CMM Application Module for the Freescale MCF52259 Microcontroller

ARDUINO MEGA INTRODUCTION

Organisasi Sistem Komputer

Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture

USB Framework, IP Core and related software Tropea S.E., Melo R.A.

USB3319. Hi-Speed USB Transceiver with 1.8V ULPI Interface - 13MHz Reference Clock PRODUCT FEATURES. Applications. Data Brief

Course 10: Interfaces Agenda

Am79C973/Am79C975. PCnet -FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY DISTINCTIVE CHARACTERISTICS

FPQ6 - MPC8313E implementation

LAN bit Non-PCI Small Form Factor 10/100 Ethernet Controller with Variable Voltage I/O & HP Auto-MDIX Support PRODUCT FEATURES.

Smart Card Bridge to Full-Speed USB, SPI, and UART Interfaces

HSMC-NET. Terasic HSMC-NET Daughter Board. User Manual

EZ-USB AT2LP USB 2.0 to ATA/ATAPI Bridge

EPIC board ensures reliability in the toughest environment

More on IO: The Universal Serial Bus (USB)

nforce 680i and 680a

PHY-Less Ethernet Implementation Using Freescale Power Architecture Based Microprocessors

32-BIT MICROCONTROLLER FM4 Family Ethernet part

USB: Features and Circuits Manoj Purohit ( ) Supervisor: Prof P.C.Pandey

TC-UR24. USB to Serial port Adapter

More on LANS. LAN Wiring, Interface

NS9750B-0. Use in conjunction with: Errata , Rev G. Release date: May Phone: Web:

UNC20 Module. User's Manual. D Breisach, Germany D Breisach, Germany Fax +49 (7667)

Testing and Debugging

Serial Communications

AN LPC1700 Ethernet MII Management (MDIO) via software. Document information. LPC1700, Ethernet, MII, RMII, MIIM, MDIO

OXCFU950 Overview FEATURES DESCRIPTION

USB for Embedded Devices. Mohit Maheshwari Prashant Garg

STUDY, DESIGN AND SIMULATION OF FPGA BASED USB 2.0 DEVICE CONTROLLER

XR21B1411 USER S MANUAL

10/100M Ethernet-FIFO convertor

RoHS compliant RJ45 gigabit Ethernet Small Form Pluggable (SFP), 3.3V 1000BASE Ethernet. Performance

High Speed USB Controllers for serial and FIFO applications. Debug Information for FT8U232/245 devices

KSZ8895FMQ Evaluation Board User s Guide

uip, TCP/IP Stack, LPC1700

82558 Fast Ethernet PCI Bus Controller with Integrated PHY

Digilent Nexys 3 Spartan 6 FPGA Board Notes

IGLOO2 Evaluation Kit Webinar

eip-10 Embedded TCP/IP 10-BaseT Network Module Features Description Applications

LAN9500/LAN9500i. Hi-Speed USB 2.0 to 10/100 Ethernet Controller PRODUCT FEATURES DATASHEET. Highlights. Target Applications.

Achieving UFS Host Throughput For System Performance

Universal Serial Bus - USB 2.0

eip-24/100 Embedded TCP/IP 10/100-BaseT Network Module Features Description Applications

Freescale Semiconductor, I

USB Function IP Core. Author: Rudolf Usselmann

Typical modules include interfaces to ARINC-429, ARINC-561, ARINC-629 and RS-422. Each module supports up to 8 Rx or 8Tx channels.

Version /05/2012

Ethernet1 Xplained Pro

NS9360. Errata _F. Release date: March 2008

Introduction to USB/LPC23xx

Zarządzanie sieciami telekomunikacyjnymi

REV CHANGE DESCRIPTION NAME DATE. A Release

MA6116A TM USB2.0 to SATA Bridge Controller

Chapter 11: Input/Output Organisation. Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses

32-Bit Microcontroller FM3 Family Peripheral Manual Ethernet Part. Doc. No Rev. *B

3 2-bit ARM Cortex TM -M3 based

KC705 Ethernet Design Creation October 2012

SERIAL BUS COMMUNICATION PROTOCOLS USB

TOE1G-IP Multisession Reference design manual Rev May-17

XE 900: Fastest EPIC board now available with Windows XPe

L&TTS IP Portfolio. Application Processor. (former GDA Technologies)

1.2 Differences Overview

KSZ8864 Evaluation Board User s Guide

Transcription:

Module Introduction Purpose This training module covers 68K/ColdFire Ethernet and USB Objectives Describe the features of the 10/100 Fast Ethernet Controller module Explain the USB device controllers available on ColdFire devices. Content 10 pages 2 questions Learning Time 15 minutes This module introduces you to the integrated Ethernet and USB controllers of the ColdFIre family. It describes the features of the 10/100 Fast Ethernet Controller module and the USB device controllers available on ColdFire devices.

Fast Ethernet Controller Fully IEEE 802.3 standard compliant Supported interfaces: 10 Mbps 7-wire 100 MII and 10 MII Supported data rates: 10 Mbps full duplex and half duplex operation 100 Mbps half duplex operation 100 Mbps full duplex operation Dedicated DMA FIFOs: Large on-chip transmit and receive FIFOs to support a variety of bus latencies Off-chip descriptor rings/buffers permit wide user capabilities and flexibility Let s examine the features of the Fast Ethernet Controller (FEC) module. The integrated Fast Ethernet Media Access Controller (MAC) performs the full set of IEEE 802.3/Ethernet CSMA/CD media access control and channel interface functions. It requires an external interface adaptor and transceiver function to complete the interface to the media. The FEC incorporates a number of new features. First, it is in full compliance with the IEEE 802.3 standard. Second, it supports three different physical interfaces: 100 Mbps 802.3 media independent interface (MII), 10 Mbps 802.3 MII, and the 10 Mbps seven-wire interface. Third, the half-duplex and full-duplex 100 Mbps operation require a system clock frequency equal to or greater than 50 MHz. The Fast Ethernet controller has a dedicated direct memory access controller that moves data in and out of the controller Integrated transmit and receive FIFO memory supports a range of bus latencies. Retransmission from the transmit FIFO following a collision does not use a processor bus. In addition, automatic internal flushing of the receive FIFO for runts and collisions is done without using a processor bus. The off-chip descriptor rings/buffers of the FEC permits wide user capabilities and flexibility.

FEC Module Operation Internal Bus Interface Bus Controller RAM RAM I/F FIFO Controller Dedicated DMA/ Descriptor Access Descriptor Controller CSRs MII Receive Transmit E_MDC E_MDIO E_RxCLK E_RxDV E_RxD[3:0] E_RxER E_TxCLK E_TxEN E_TxD[3:0] E_TxER E_CRS,E_COL Let s look at ColdFire s FEC module in more detail. The FEC is implemented using a combination of hardware and microcode. The figure here shows a functional block diagram of this module. The descriptor controller opens and closes the buffer descriptors. The descriptor controller manages data flow in both transmit and receive directions. It is programmed with microcode to open and close buffer descriptors, control the transmit collision recovery process, and filter receive frame addresses. The descriptor controller accesses both the transmit and receive descriptor rings through the descriptor access block. The descriptor access block acts as a dedicated single channel DMA that either reads a descriptor in external user memory or writes an updated descriptor back into user memory. The DMA controller manages the data transfer in the module. As soon as the DMA channel is initialized, it begins transferring data. An on-board RAM acts as both a transmit and receive FIFO. It also provides scratch memory for the FEC. The RAM is the focal point of all data flow in the FEC. The RAM is divided into three sections: transmit FIFO, receive FIFO, and descriptor controller memory. User data flows to or from the DMA unit from the receive/transmit FIFOs. Transmit data flows from the transmit FIFO into the transmit block. Receive data flows from the receive block into the receive FIFO. The user controls the FEC by writing into the control registers located in each block. The Control and Status Registers (CSRs) provide global control (i.e. Ethernet reset and enable) and interrupt handling. The MII block provides a serial channel for the FEC and external physical layer device to pass control and status information.

Question Which of the following are features of the Fast Ethernet Controller (FEC) module? Select all that apply and then click Done. A. The DMA provides a serial channel for the FEC and external physical layer device to pass control and status information. B. The Fast Ethernet Controller (FEC) module supports three different physical interfaces. C. The user controls the FEC by writing into the control registers located in each block. D. The Fast Ethernet Controller (FEC) module requires an external interface adaptor and transceiver function to complete the interface to the media. Done Consider this question about the Fast Ethernet Controller module. Select all that apply and then click Done. Correct! B, C, and D are features of the Fast Ethernet Controller. The Fast Ethernet Controller (FEC) module requires an external interface adaptor and transceiver function to complete the interface to the media. Also, it supports three different physical interfaces, and the user controls it by writing into the control registers located in each block.

USB 2.0 Full Speed Device Supports full-speed 12-Mbps USB devices and low-speed 1.5-Mbps devices Full compliance with the Universal Serial Bus Specification, Revision 2.0 Automatic hardware processing of USB standard device requests USB device controller with protocol control and administration for up to 8 endpoints, 16 interfaces, and 16 configurations. Endpoint types are programmable with support for up to eight control, interrupt, bulk, or isochronous endpoints Independent interrupts for each endpoint Supports remote wakeup via a register bit Detects start-of-frame and missed start-of-frame for isochronous endpoint synchronization Notification of start-of-frame, reset, suspend, and resume events Many ColdFire devices are available with USB 2.0 device controllers capable of operating at full- and low-speeds. The USB 2.0 full-speed device controller is compliant with the USB specification version 2.0, and enables implementation of a USB device function. The controller handles USB standard requests with little to no requirement for software intervention. The controller supports all endpoint types (control, interrupt, bulk and isochronous) and provides support for up to 8 independent endpoints, 16 interfaces, and 16 configurations. Each endpoint has it s own set of independent interrupts. The USB device controller also supports remove wake-up capabilities and it automatically detects start-of-frame tokens for isochronous applications. The USB device controller also provides indications to the application for bus events such as start-of-frame, reset, suspend, and resume.

USB 2.0 High Speed Device Compliant with the USB Specification, Revision 2.0 Supports high-speed (480Mbps) and full-speed (12 Mbps) devices Support for one (1) Control plus six (6) programmable endpoints (Interrupt, Bulk, or Isochronous) 4 Kbytes of shared endpoint FIFO RAM and 1 Kbyte of endpoint descriptor RAM Integrated physical layer interface The MCF547x and MCF548x families provide a USB 2.0 hi-speed device controller. This device controller is capable of operating at 480 Mbps in hi-speed mode and 12Mbps in full-speed mode. The controller supports all the endpoint types as well as offering many configurations, interfaces and alternate interfaces. A dedicated RAM is provided for endpoint FIFOs and USB descriptors. The device controller can process the USB standard requests with little intervention from application software. An integrated USB 2.0 physical layer interface is included on-chip.

USB 2.0 High-Speed On-the-Go Compliant with the On-The-Go Supplement to the USB 2.0 Specification, Revision 1.0a Support for full speed (12 Mbps) and low speed (1.5Mbps) with onchip full speed and low speed transceiver Optional UTMI+ Low Pin Interface (ULPI) to support high speed (480Mbps) transfers Connects to external on-the-go charge pump and resistor chip via I2C bus Embedded host controller compatible with the Enhanced Host Controller Interface Specification for Universal Serial Bus, Rev 1.0 Interface SubSystem USB OTG USB Function Controller USB Host ULPI Interface On-the-go Control Status ULPI PHY VBUS Supply USB Mini-AB Connector Low/Full Speed Transceiver The USB On-The-Go extension to the USB specification allows for a single device to operate as either a USB host or device. The ColdFire implementation of USB OTG is compliant to specification revision 1.0a and supports full-speed and low-speed operation with an on-chip transceiver. A An optional UTMI-plus Low Pin Interface (ULPI pronounced you-lip-ee) is provided which supports hi-speed operation using an external physical layer transceiver. Power sourcing capabilities in host mode are provided by an off-chip supply. The embedded USB host is fully compatible with the EHCI specification revision 1.0.

USB 2.0 Full-Speed Host Compliant with the USB Specification, Revision 2.0 Supports full-speed (12Mbps) and low-speed (1.5 Mbps) devices with on-chip full speed and low speed transceiver Compatible with the Enhanced Host Controller Interface (EHCI) Specification for USB, Rev. 1.0 Interface Sub-System USB Host Module USB Host Controller Low/Full Speed Transceiver Bus Power Control VBUS Supply USB A Connector The ColdFire implementation of USB Full-speed host is compliant to specification revision 2.0 The USB 2.0 full-speed host controller supports full-speed and low-speed operations with a on-chip transceiver. The host controller is compatible with the EHCI specification revision 1.0.

Question Which of the following are features of the USB Device Controller available on ColdFire devices? Select all that apply and then click Done. A. It handles USB standard requests with little to no requirement for software intervention. B. It supports control and interrupt endpoint types only. C. The full-speed host controller supports full-speed and low-speed operations with an on-chip transceiver. D. Power sourcing capabilities in host mode are provided by an onchip supply. Done Take a moment to answer this question about the USB Device Controller. Select all that apply and then click Done. Correct! A and C are features of the USB Device Controller s that are available on ColdFire devices. It handles USB standard requests with little to no requirement for software intervention. Also, the full-speed host controller supports full-speed and low-speed operations with a on-chip transceiver. Click the forward arrow to continue on to the next page].

Module Summary 10/100 Fast Ethernet Controller USB Device Controllers USB Host Controllers USB On-The-Go Controllers In this module, you learned about the integrated Fast Ethernet Controller. This module is common to many ColdFire devices and allows embedded applications to be network enabled. We also introduced the USB device controllers that are implemented on a variety of ColdFire devices. These device controllers come in a variety of flavors and enable embedded applications to communicate with a USB Host. The embedded USB Host controller allow ColdFire devices to communicate with other USB device and the new OTG controller allows embedded applications to negotiate for the role of device or host.