Chapter 6. Storage and Other I/O Topics. Jiang Jiang

Similar documents
Computer Architecture Computer Science & Engineering. Chapter 6. Storage and Other I/O Topics BK TP.HCM

Chapter 6. Storage and Other I/O Topics

Chapter 6. Storage and Other I/O Topics. ICE3003: Computer Architecture Fall 2012 Euiseong Seo

Chapter 6. Storage and Other I/O Topics

Computer Systems Laboratory Sungkyunkwan University

Storage. Hwansoo Han

Computer Organization and Structure. Bing-Yu Chen National Taiwan University

Chapter 6. Storage and Other I/O Topics. ICE3003: Computer Architecture Spring 2014 Euiseong Seo

Introduction I/O 1. I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec

Chapter 6. Storage and Other I/O Topics

Thomas Polzer Institut für Technische Informatik

Example Networks on chip Freescale: MPC Telematics chip

Chapter 6. Storage & Other I/O

Chapter 6. Storage and Other I/O Topics

Interconnecting Components

Chapter 6 Storage and Other I/O Topics

Lecture 13. Storage, Network and Other Peripherals

Virtual Memory. Reading. Sections 5.4, 5.5, 5.6, 5.8, 5.10 (2) Lecture notes from MKP and S. Yalamanchili

Administrivia. CMSC 411 Computer Systems Architecture Lecture 19 Storage Systems, cont. Disks (cont.) Disks - review

Memory Technology. Chapter 5. Principle of Locality. Chapter 5 Large and Fast: Exploiting Memory Hierarchy 1

Lecture 23: Storage Systems. Topics: disk access, bus design, evaluation metrics, RAID (Sections )

4.1 Introduction 4.3 Datapath 4.4 Control 4.5 Pipeline overview 4.6 Pipeline control * 4.7 Data hazard & forwarding * 4.

Storage Systems. Storage Systems

I/O CANNOT BE IGNORED

Storage systems. Computer Systems Architecture CMSC 411 Unit 6 Storage Systems. (Hard) Disks. Disk and Tape Technologies. Disks (cont.

Computer Science 146. Computer Architecture

Chapter 8. A Typical collection of I/O devices. Interrupts. Processor. Cache. Memory I/O bus. I/O controller I/O I/O. Main memory.

Replacement Policy: Which block to replace from the set?

Storage. CS 3410 Computer System Organization & Programming

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. 5 th. Edition. Chapter 5. Large and Fast: Exploiting Memory Hierarchy

Readings. Storage Hierarchy III: I/O System. I/O (Disk) Performance. I/O Device Characteristics. often boring, but still quite important

Systems Architecture II

I/O CANNOT BE IGNORED

Concepts Introduced. I/O Cannot Be Ignored. Typical Collection of I/O Devices. I/O Issues

Where We Are in This Course Right Now. ECE 152 Introduction to Computer Architecture Input/Output (I/O) Copyright 2012 Daniel J. Sorin Duke University

Chapter 5. Large and Fast: Exploiting Memory Hierarchy

Introduction to Input and Output

INPUT/OUTPUT DEVICES Dr. Bill Yi Santa Clara University

COMPUTER ORGANIZATION AND DESIGN

Chapter 5. Large and Fast: Exploiting Memory Hierarchy

CPS104 Computer Organization and Programming Lecture 18: Input-Output. Outline of Today s Lecture. The Big Picture: Where are We Now?

EN1640: Design of Computing Systems Topic 07: I/O

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Computer Architecture ECE 568

Memory Hierarchy Y. K. Malaiya

EE108B Lecture 17 I/O Buses and Interfacing to CPU. Christos Kozyrakis Stanford University

CS252 S05. CMSC 411 Computer Systems Architecture Lecture 18 Storage Systems 2. I/O performance measures. I/O performance measures

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Computer Architecture ECE 568

Quiz for Chapter 6 Storage and Other I/O Topics 3.10

Page 1. Magnetic Disk Purpose Long term, nonvolatile storage Lowest level in the memory hierarchy. Typical Disk Access Time

Mass-Storage Structure

Chapter 10: Mass-Storage Systems. Operating System Concepts 9 th Edition

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / 2003 Elsevier

IO System. CP-226: Computer Architecture. Lecture 25 (24 April 2013) CADSL

CSE 120. Overview. July 27, Day 8 Input/Output. Instructor: Neil Rhodes. Hardware. Hardware. Hardware

Storage, Networks, and Other Peripherals

Chapter Seven Morgan Kaufmann Publishers

Module 6: INPUT - OUTPUT (I/O)

Lecture 23. Finish-up buses Storage

Appendix D: Storage Systems

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Computer Architecture ECE 568

Chapter 10: Mass-Storage Systems

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / 2003 Elsevier

Computer Architecture CS 355 Busses & I/O System

CSCI-GA Database Systems Lecture 8: Physical Schema: Storage

CS3600 SYSTEMS AND NETWORKS

Lecture 23: I/O Redundant Arrays of Inexpensive Disks Professor Randy H. Katz Computer Science 252 Spring 1996

Database Systems II. Secondary Storage

CSCI-UA.0201 Computer Systems Organization Memory Hierarchy

CSE 120. Operating Systems. March 27, 2014 Lecture 17. Mass Storage. Instructor: Neil Rhodes. Wednesday, March 26, 14

Chapter 6. I/O issues

Where We Are in This Course Right Now. ECE 152 Introduction to Computer Architecture Input/Output (I/O) Copyright 2011 Daniel J. Sorin Duke University

Data Storage and Query Answering. Data Storage and Disk Structure (2)

Virtual Memory Input/Output. Admin

CS370 Operating Systems

ECE 250 / CPS 250 Computer Architecture. Input/Output

Adapted from instructor s supplementary material from Computer. Patterson & Hennessy, 2008, MK]

Chapter 11. I/O Management and Disk Scheduling

Input/Output. Today. Next. Principles of I/O hardware & software I/O software layers Disks. Protection & Security

Lectures More I/O

Disks. Storage Technology. Vera Goebel Thomas Plagemann. Department of Informatics University of Oslo

COS 318: Operating Systems. Storage Devices. Vivek Pai Computer Science Department Princeton University

Reading and References. Input / Output. Why Input and Output? A typical organization. CSE 410, Spring 2004 Computer Systems

Computer System Architecture

Mass-Storage Structure

COS 318: Operating Systems. Storage Devices. Jaswinder Pal Singh Computer Science Department Princeton University

u Covered: l Management of CPU & concurrency l Management of main memory & virtual memory u Currently --- Management of I/O devices

V. Mass Storage Systems

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface

CS2410: Computer Architecture. Storage systems. Sangyeun Cho. Computer Science Department University of Pittsburgh

Input/Output. Today. Next. Principles of I/O hardware & software I/O software layers Secondary storage. File systems

Introduction to I/O and Disk Management

Storage Devices for Database Systems

Introduction to I/O and Disk Management

Key Points. Rotational delay vs seek delay Disks are slow. Techniques for making disks faster. Flash and SSDs

Computer Architecture. Hebrew University Spring Chapter 8 Input/Output. Big Picture: Where are We Now?

CS152 Computer Architecture and Engineering Lecture 19: I/O Systems

Chapter 5 B. Large and Fast: Exploiting Memory Hierarchy

ECE232: Hardware Organization and Design

Secondary storage. CS 537 Lecture 11 Secondary Storage. Disk trends. Another trip down memory lane

Buses. Disks PCI RDRAM RDRAM LAN. Some slides adapted from lecture by David Culler. Pentium 4 Processor. Memory Controller Hub.

Transcription:

Chapter 6 Storage and Other I/O Topics Jiang Jiang jiangjiang@ic.sjtu.edu.cn

[Adapted from Computer Organization and Design, 4 th Edition, Patterson & Hennessy, 2008, MK] Chapter 6 Storage and Other I/O Topics 2

Introduction I/O systems place emphasis on dependability, while processor and memory focus on performance and cost I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections 6.1 Introduction Chapter 6 Storage and Other I/O Topics 3

The diversity of I/O devices I/O systems must also plan for expandability and for diversity of devices Chapter 1 Computer Abstractions and Technology 4

I/O System Characteristics Dependability is important Particularly for storage devices Performance measures Latency: response time Throughput: bandwidth Desktops & embedded systems Mainly interested in response time & diversity of devices Servers Mainly interested in throughput & expandability of devices Chapter 6 Storage and Other I/O Topics 5

Dependability Two states of delivered service and their transitions Service accomplishment Service delivered as specified Restoration Failure Failures can be Permanent or Intermittent Fault: failure of a component May or may not lead to system failure 6.2 Dependability, Reliability, and Availability Service interruption Deviation from specified service Chapter 6 Storage and Other I/O Topics 6

Dependability Measures Reliability A measure of the continuous service accomplishment Mean time to failure (MTTF) Service interruption Mean time to repair (MTTR) Mean time between failures (MTBF) MTBF = MTTF + MTTR Availability A measure of service accomplishment with respect to the alternation between the two states Availability = MTTF / (MTTF + MTTR) Chapter 6 Storage and Other I/O Topics 7

Dependability Measures Availability = MTTF / (MTTF + MTTR) Improving Availability Increase MTTF Fault avoidance Fault tolerance: redundancy Fault forecasting Reduce MTTR Improved tools and processes for diagnosis and repair Chapter 6 Storage and Other I/O Topics 8

Disk Storage Magnetic disks Nonvolatile: data retains when power is down Rotating magnetic storage 6.3 Disk Storage Chapter 6 Storage and Other I/O Topics 9

Disk Storage Sector is the smallest amount of information that is read or written on a disk With the introduction of zone bit recording (ZBR) in the early 1990s, disk drives changed to a varying number of sectors per track ZBR increases the number of bits on the outer tracks and thus increases the drive capacity The disk heads for each surface are move in conjunction, so the cylinder is used to refer to all the tracks under the heads at a given point on the surfaces Chapter 6 Storage and Other I/O Topics 10

Disk Sectors and Access Each sector records Sector ID Data (512 bytes, 4096 bytes proposed) Error correcting code (ECC) Used to hide defects and recording errors Synchronization fields and gaps Chapter 6 Storage and Other I/O Topics 11

Disk Sectors and Access Access to a sector involves Queuing delay if other accesses are pending Seek: move the heads to proper track The average seek time Rotational latency: rotate to the desired sector The average rotational latency is halfway around the disk Data transfer Transfer rates in 2008 were between 70 and 125MB/sec For the built-in cache, 375MB/sec in 2008 Controller overhead Chapter 6 Storage and Other I/O Topics 12

Disk Access Example Given 512B sector, 15,000rpm, 4ms average seek time, 100MB/s transfer rate, 0.2ms controller overhead, idle disk Average read time 4ms seek time + ½ / (15,000/60) = 2ms rotational latency + 512 / 100MB/s = 0.005ms transfer time + 0.2ms controller delay = 6.2ms If actual average seek time is 1ms Average read time = 3.2ms Chapter 6 Storage and Other I/O Topics 13

Disk Performance Issues Manufacturers quote average seek time Based on all possible seeks Locality and OS scheduling lead to smaller actual average seek times Smart disk controller allocate physical sectors on disk Present logical sector interface to host SCSI, ATA, SATA Disk drives include caches Prefetch sectors in anticipation of access Avoid seek and rotational delay Chapter 6 Storage and Other I/O Topics 14

Flash Storage Nonvolatile semiconductor storage Latency is 100 1000 faster than disk Smaller, lower power, more robust (shock resistant) But more $/GB (between disk and DRAM) 6.4 Flash Storage Chapter 6 Storage and Other I/O Topics 15

Flash Types NOR flash: bit cell like a NOR gate Random read/write access Used for instruction memory in embedded systems NAND flash: bit cell like a NAND gate Greater storage denser (bits/area), but block-at-a -time access Cheaper per GB Used for USB keys, media storage, Flash bits wears out after 1000 s of accesses Not suitable for direct RAM or disk replacement Wear leveling: remap data to less used blocks Chapter 6 Storage and Other I/O Topics 16

Interconnecting Components Need interconnections between CPU, memory, I/O controllers Bus: shared communication channel Parallel set of wires for data and synchronization of data transfer Can become a bottleneck Performance limited by physical factors Wire length The number of connections It s difficult to run many parallel wires at high speed due to clock skew and reflection More recent alternative: high-speed serial connections with switches Like networks 6.5 Connecting Processors, Memory, and I/O Devices Chapter 6 Storage and Other I/O Topics 17

Bus Types Processor-Memory buses Connect processor and memory Short, high speed Design is matched to memory organization to maximize memory-processor bandwidth I/O buses Longer, allowing multiple connections Specified by standards for interoperability Connect to processor-memory bus through a bridge Chapter 6 Storage and Other I/O Topics 18

Connection Basics I/O transaction A sequence of operations over the interconnect that includes a request and may include a response; typical I/O transaction includes two parts: sending the address and receiving or sending the data Synchronous bus A bus that includes a clock and a fixed protocol for communicating that is relative to the clock Disadvantages All devices on the bus must run at the same clock rate Clock skew problem: cannot be long if they are fast Asynchronous interconnect Uses a handshaking protocol for coordinating usage rather than a clock; can host a wide variety of devices of different speeds Chapter 6 Storage and Other I/O Topics 19

I/O Bus Standard Examples Firewire USB 2.0 PCI Express (v1.x) Serial ATA Serial Attached SCSI Intended use External External Internal Internal External Devices per channel 63 127 1 1 4 Data width 4 2 2/lane 4 4 Peak bandwidth Hot pluggable 50MB/s or 100MB/s 0.2MB/s, 1.5MB/s, or 60MB/s 250MB/s/lane 1, 2, 4, 8, 16, 32 300MB/s Yes Yes Depends Yes Yes Max length 4.5m 5m 0.5m 1m 8m Standard IEEE 1394 USB Implementers Forum All the examples are asynchronous. 300MB/s PCI-SIG SATA-IO INCITS TC T10 Chapter 6 Storage and Other I/O Topics 20

Bus Signals and Synchronization Data lines Carry address and data Multiplexed or separate Control lines Indicate data type, synchronize transactions Synchronous Uses a bus clock Asynchronous Uses request/acknowledge control lines for handshaking Chapter 6 Storage and Other I/O Topics 21

Typical x86 PC I/O System Chapter 6 Storage and Other I/O Topics 22

I/O Management The OS plays a major role in handling I/O, acting as the interface between the HW and the programs requests I/O I/O is mediated by the OS Multiple programs share I/O resources Need protection and scheduling I/O causes asynchronous interrupts Same mechanism as exceptions I/O programming is fiddly OS provides abstractions to programs 6.6 Interfacing I/O Devices Chapter 6 Storage and Other I/O Topics 23

I/O Management The OS must be able to communicate with the I/O devices and prevent the user program from communicating with the I/O device directly Three types of communication are required The OS must be able to give commands to the I/O devices The device must be able to notify the OS when the I/O device has completed an operation or encountered an error Data must be transferred between memory and an I/O device 6.6 Interfacing I/O Devices Chapter 6 Storage and Other I/O Topics 24

I/O Commands I/O devices are managed by I/O controller hardware Transfers data to/from device Synchronizes operations with software Command registers Cause device to do something Status registers Indicate what the device is doing and occurrence of errors Data registers Write: transfer data to a device Read: transfer data from a device Chapter 6 Storage and Other I/O Topics 25

I/O Register Mapping To give command to an I/O device The processor must be able to address the device Two methods are used to address the device Memory mapped I/O (load/store instructions) Portion of the address space are assigned to I/O device Registers are addressed in same space as memory Address decoder distinguishes between them OS uses address translation mechanism to make them only accessible to kernel I/O instructions Dedicated instructions to access I/O registers Can only be executed in kernel mode Example: x86, IBM 370 Chapter 6 Storage and Other I/O Topics 26

Communication with the Processor - Polling The processor periodically check I/O status register The simplest way to communicate The processor is totally in control and does all work If device ready, do operation If error, take action Common in small or low-performance real-time embedded systems Predictable timing Low hardware cost Disadvantage: wastes CPU time Chapter 6 Storage and Other I/O Topics 27

Communication with the Processor - Interrupts Interrupt-driven I/O is used by almost all systems Relieves the processor from having to wait for every I/O event When a device is ready or error occurs Controller interrupts CPU Interrupt is like an exception But not synchronized to instruction execution Can invoke handler between instructions Cause information often identifies the interrupting device Priority interrupts Devices needing more urgent attention get higher priority Can interrupt handler for a lower priority interrupt Chapter 6 Storage and Other I/O Topics 28

I/O Data Transfer Polling and interrupt-driven I/O CPU transfers data between memory and I/O data registers Time consuming for high-speed devices Direct memory access (DMA) A mechanism that provides a device controller with the ability to transfer data directly to or from the memory without involving the processor OS provides starting address in memory I/O controller transfers to/from memory autonomously Controller interrupts on completion or error Chapter 6 Storage and Other I/O Topics 29

Three Steps in A DMA Transfer 1. The processor sets up the DMA by supplying The identity of the device, the operation, the memory address (source or destination), and the number of bytes to transfer 2. The DMA controller starts the operation on the device When the data is available, it transfers the data The DMA controller supplies the memory address for the R or W. If the request requires more than one transfer, the DMA controller generates the next memory address, and initiates the next transfer A DMA unit can complete an entire transfer, which may be thousands of bytes in length, without bothering the processor 3. When the DMA transfer is complete, the controller interrupts the processor Chapter 6 Storage and Other I/O Topics 30

DMA/Cache Interaction With DMA, there is another path to the memory except for the processor Does not go through the address translation mechanism or the cache hierarchy The stale data problem or coherence problem If DMA writes to a memory block that is cached Cached copy becomes stale If write-back cache has dirty block, and DMA reads memory block Reads stale data Need to ensure cache coherence Flush blocks from cache if they will be used for DMA Or use non-cacheable memory locations for I/O Chapter 6 Storage and Other I/O Topics 31

DMA/VM Interaction OS uses virtual addresses for memory DMA blocks may not be contiguous in physical memory Should DMA use virtual addresses? Would require controller to do translation If DMA uses physical addresses May need to break transfers into page-sized chunks Or chain multiple transfers Or allocate contiguous physical pages for DMA Chapter 6 Storage and Other I/O Topics 32

Measuring I/O Performance I/O performance depends on Hardware: CPU, memory, controllers, buses Software: operating system, database management system, application Workload: request rates and patterns I/O system design can trade-off between response time and throughput/bandwidth Measurements of throughput often done with constrained response-time 6.7 I/O Performance Measures: Chapter 6 Storage and Other I/O Topics 33

Transaction Processing Benchmarks Transactions Small data accesses to a DBMS Interested in I/O rate, not data rate Measure throughput Subject to response time limits and failure handling ACID (Atomicity, Consistency, Isolation, Durability) Overall cost per transaction Transaction Processing Council (TPC) benchmarks (www.tcp.org) TPC-APP: B2B application server and web services TCP-C: on-line order entry environment TCP-E: on-line transaction processing for brokerage firm TPC-H: decision support business oriented ad-hoc queries Chapter 6 Storage and Other I/O Topics 34

File System & Web Benchmarks SPEC System File System (SFS) Synthetic workload for NFS server, based on monitoring real systems Results Throughput (operations/sec) Response time (average ms/operation) SPEC Web Server benchmark Measures simultaneous user sessions, subject to required throughput/session Three workloads: Banking, Ecommerce, and Support Chapter 6 Storage and Other I/O Topics 35

I/O vs. CPU Performance Amdahl s Law Don t neglect I/O performance as parallelism increases compute performance Example Benchmark takes 90s CPU time, 10s I/O time Double the number of CPUs/2 years I/O unchanged The parallel revolution needs to come to I/O 6.9 Parallelism and I/O: RAID Year CPU time I/O time Elapsed time % I/O time now 90s 10s 100s 10% +2 45s 10s 55s 18% +4 23s 10s 33s 31% +6 11s 10s 21s 47% Chapter 6 Storage and Other I/O Topics 36

RAID Redundant Array of Inexpensive (Independent) Disks Use multiple smaller disks (c.f. one large disk) Parallelism improves performance Plus extra disk(s) for redundant data storage The term "RAID" was first defined by David Patterson, Garth A. Gibson, and Randy Katz at the University of California, Berkeley in 1987. Provides fault tolerant storage system Especially if failed disks can be hot swapped Chapter 6 Storage and Other I/O Topics 37

RAID 0 & 1 RAID 0 No redundancy ( AID?) Just stripe data over multiple disks But it does improve performance RAID 1: Mirroring N + N disks, replicate data Write data to both data disk and mirror disk On disk failure, read from mirror Chapter 1 Computer Abstractions and Technology 38

RAID 2: Bit-Interleaved ECC RAID 2: Error correcting code (ECC) Bit-level striping with dedicated Hamming-code parity N + E disks (e.g., 10 + 4) Split data at bit level across N disks Generate E-bit ECC Too complex, not used in practice Chapter 6 Storage and Other I/O Topics 39

RAID 3: Byte-Interleaved Parity N + 1 disks Data striped across N disks at byte level Redundant disk stores parity Read access Read all disks (byte-interleaved ) Write access Generate new parity and update all disks (byte-interleaved ) On failure Use parity to reconstruct missing data Not widely used Chapter 6 Storage and Other I/O Topics 40

RAID 4: Block-Interleaved Parity N + 1 disks Data striped across N disks at block level Redundant disk stores parity for a group of blocks Read access Read only the disk (block-interleaved) holding the required block Write access Just read only the disk containing modified block (block-interleaved), and parity disk; Calculate new parity, update data disk and parity disk On failure Use parity to reconstruct missing data Not widely used Chapter 6 Storage and Other I/O Topics 41

Small Write Update on RAID3 vs. RAID 4 RAID 4 reduces the overhead of the small write in RAID 3 on parity computation Multiple bytes for each write Chapter 6 Storage and Other I/O Topics 42

RAID 5: Distributed Parity N + 1 disks Like RAID 4 (block-level striping), but parity blocks distributed across disks Widely used Avoids parity disk being a bottleneck Chapter 6 Storage and Other I/O Topics 43

RAID 6: P + Q Redundancy N + 2 disks Like RAID 5 (block-level striping), but double parity Greater fault tolerance through more redundancy Multiple RAID More advanced systems give similar fault tolerance with better performance Chapter 6 Storage and Other I/O Topics 44

RAID Summary RAID can improve performance and availability High availability requires hot swapping RAID 1 and RAID 5 are widely used in servers One weakness of the RAID is repair Hot-swapping Replacing a HW component while the system is running Standby spares to reduce the repair time Reserve HW resources that can immediately take the place of a failed component Chapter 6 Storage and Other I/O Topics 45

I/O System Design Satisfying latency requirements For time-critical operations If system is unloaded Relatively easy: add up latency of components Maximizing throughput 6.8 Designing and I/O System Find weakest link (lowest-bandwidth component) Configure this component to operate at its maximum bandwidth Balance remaining components in the system If system is loaded, simple analysis is insufficient Need to use queuing models or simulation Chapter 6 Storage and Other I/O Topics 46

Server Computers Applications are increasingly run on servers Web search, office apps, virtual worlds, Requires large data center servers Multiple processors, networks connections, massive storage Space and power constraints 6.10 Real Stuff: Sun Fire x4150 Server Server equipment built for 19 racks Multiples of 1.75 (1U) high Chapter 6 Storage and Other I/O Topics 47

Rack-Mounted Servers Sun Fire x4150 1U server Chapter 6 Storage and Other I/O Topics 48

Sun Fire x4150 1U server 4 cores each 16 x 4GB = 64GB DRAM Serial Attached SCSI Chapter 6 Storage and Other I/O Topics 49

I/O System Design Example Given a Sun Fire x4150 system with Workload: 64KB disk reads Each I/O op requires 200,000 user-code instructions and 100,000 OS instructions Each CPU: 10 9 instructions/sec FSB: 10.6 GB/sec peak DRAM DDR2 667MHz: 5.336 GB/sec PCI-E 8 bus: 8 250MB/sec = 2GB/sec Disks: 15,000 rpm, 2.9ms avg. seek time, 112MB/sec transfer rate What I/O rate can be sustained? For random reads, and for sequential reads Chapter 6 Storage and Other I/O Topics 50

Design Example (cont) Maximum I/O rate for CPUs Per core: 10 9 /(100,000 + 200,000) = 3,333 4 processors, 8 cores: 26,667 ops/sec Random reads, I/O rate for disks Assume actual seek time is average/4 Time/op = seek + latency + transfer = 2.9ms/4 + 4ms/2 + 64KB/(112MB/s) = 3.3ms 303 ops/sec per disk, 2424 ops/sec for 8 disks Sequential reads 112MB/s / 64KB = 1750 ops/sec per disk 14,000 ops/sec for 8 disks Chapter 6 Storage and Other I/O Topics 51

Design Example (cont) PCI-E I/O rate 2GB/sec / 64KB = 31,250 ops/sec DRAM I/O rate 5.336 GB/sec / 64KB = 83,375 ops/sec FSB I/O rate Assume we can sustain half the peak rate 5.3 GB/sec / 64KB = 81,540 ops/sec per FSB 163,080 ops/sec for 2 FSBs Weakest link: disks 2424 ops/sec random, 14,000 ops/sec sequential Other components have ample headroom to accommodate these rates Chapter 6 Storage and Other I/O Topics 52

Fallacy: Disk Dependability If a disk manufacturer quotes MTTF as 1,200,000hr (140yr) A disk will work that long Wrong: this is the mean time to failure 6.12 Fallacies and Pitfalls What is the distribution of failures? What if you have 1000 disks How many will fail per year? Chapter 6 Storage and Other I/O Topics 53

Fallacies Disk failure rates are as specified Studies of failure rates in the field Schroeder and Gibson: 2% to 4% vs. 0.6% to 0.8% 5 times higher than the specified rates Pinheiro, et al.: 1.7% (first year) to 8.6% (third year) vs. 1.5% 5 to 6 times the specific rate A 1GB/s interconnect transfers 1GB in one sec For a bus, get 70% to 80% of the peak bandwidth But what s a GB? For bandwidth, in base 10, use 1GB = 10 9 B For storage, in base 2, use 1GB = 2 30 B = 1.075 10 9 B So 1GB/sec is 0.93GB in one second About 7% error Chapter 6 Storage and Other I/O Topics 54

Pitfall: Offloading to I/O Processors Overhead of managing I/O processor request may dominate Quicker to do small operation on the CPU But I/O architecture may prevent that I/O processor may be slower Since it s supposed to be simpler Making it faster makes it into a major system component Might need its own coprocessors! Chapter 6 Storage and Other I/O Topics 55

Pitfall: Backing Up to Tape Magnetic tape used to have advantages Removable, high capacity Advantages eroded by disk technology developments Makes better sense to replicate data E.g, RAID, remote mirroring Chapter 6 Storage and Other I/O Topics 56

Fallacy: Disk Scheduling Best to let the OS schedule disk accesses But modern drives deal with logical block addresses Map to physical track, cylinder, sector locations Also, blocks are cached by the drive OS is unaware of physical locations Reordering can reduce performance Depending on placement and caching Disk can reduce the rotational and seek latencies by rescheduling Chapter 6 Storage and Other I/O Topics 57

Pitfall: Peak Performance Peak I/O rates are nearly impossible to achieve Usually, some other system component limits performance E.g., transfers to memory over a bus Collision with DRAM refresh Arbitration contention with other bus masters E.g., PCI bus: peak bandwidth ~133 MB/sec In practice, max 80MB/sec sustainable Chapter 6 Storage and Other I/O Topics 58

Concluding Remarks I/O performance measures Throughput, response time Dependability and cost also important Buses used to connect CPU, memory, I/O controllers Polling, interrupts, DMA I/O benchmarks TPC, SPECSFS, SPECWeb RAID Improves performance and dependability 6.13 Concluding Remarks Chapter 6 Storage and Other I/O Topics 59