Chapter 2 Part 5 Combinational Logic Circuits

Similar documents
Boolean Function Simplification

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Chapter 2 Part 4 Combinational Logic Circuits

Combinational Logic Circuits Part III -Theoretical Foundations

Combinational Logic Circuits

A B AB CD Objectives:

Chapter 3 Part 1 Combinational Logic Design

Gate Level Minimization Map Method

ENGIN 112. Intro to Electrical and Computer Engineering

ECE/Comp Sci 352 Digital Systems Fundamentals Kewal K. Saluja and Yu Hen Hu Spring Logic and Computer Design Fundamentals.

Experiment 4 Boolean Functions Implementation

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Simplification of Boolean Functions

Chapter 6. Logic Design Optimization Chapter 6

Chapter 2. Boolean Expressions:

DKT 122/3 DIGITAL SYSTEM 1

UNIT II. Circuit minimization

Chapter 3. Gate-Level Minimization. Outlines

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Gate-Level Minimization

MUX using Tri-State Buffers. Chapter 2 - Part 2 1

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

A graphical method of simplifying logic

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

5. Minimizing Circuits

Chapter 3 Simplification of Boolean functions

ELCT201: DIGITAL LOGIC DESIGN

Digital Logic Lecture 7 Gate Level Minimization

Gate-Level Minimization

ELCT201: DIGITAL LOGIC DESIGN

Gate Level Minimization

4 KARNAUGH MAP MINIMIZATION

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Module -7. Karnaugh Maps

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Chapter 3 Part 2 Combinational Logic Design

2.6 BOOLEAN FUNCTIONS

IT 201 Digital System Design Module II Notes

Gate-Level Minimization. section instructor: Ufuk Çelikcan

CMPE223/CMSE222 Digital Logic

Experiment 3: Logic Simplification

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

SEE1223: Digital Electronics

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Introduction to Microprocessors and Digital Logic (ME262) Boolean Algebra and Logic Equations. Spring 2011

ECE380 Digital Logic

Switching Circuits & Logic Design

1. Mark the correct statement(s)

Specifying logic functions

24 Nov Boolean Operations. Boolean Algebra. Boolean Functions and Expressions. Boolean Functions and Expressions

3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD.

Unit-IV Boolean Algebra

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,

Combinational Logic Circuits

Summary. Boolean Addition

CprE 281: Digital Logic

CS8803: Advanced Digital Design for Embedded Hardware

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

Gate-Level Minimization

X Y Z F=X+Y+Z

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Simplification of Boolean Functions

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS

Ch. 5 : Boolean Algebra &

University of Technology

ENGIN 112 Intro to Electrical and Computer Engineering

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB


TWO-LEVEL COMBINATIONAL LOGIC

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

Boolean Functions (10.1) Representing Boolean Functions (10.2) Logic Gates (10.3)

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING, THE UNIVERSITY OF NEW MEXICO ECE-238L: Computer Logic Design Fall 2013.

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

EEE130 Digital Electronics I Lecture #4_1

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Slides for Lecture 15

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

2.1 Binary Logic and Gates

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

Review: Standard forms of expressions

Combinational Logic & Circuits

Digital Logic Design. Midterm #1

Boolean Analysis of Logic Circuits

Chapter 5 Registers & Counters

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Contents. Chapter 3 Combinational Circuits Page 1 of 34

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

EECS 140/141 Introduction to Digital Logic Design Spring Semester 2017 Exam #1 Date: 27 February 2017

MODULE 5 - COMBINATIONAL LOGIC

Supplement to. Logic and Computer Design Fundamentals 4th Edition 1

Chapter 2 Boolean algebra and Logic Gates

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Transcription:

Universit of Wisconsin - Madison ECE/Comp Sci 352 Digital Sstems Fundamentals Kewal K. Saluja and Yu Hen Hu Spring 2002 Chapter 2 Part 5 Combinational Logic Circuits Originals b: Charles R. Kime and Tom Kamisnski Modified for course use b: Kewal K. Saluja and Yu Hen Hu Boolean Function Simplification Reducing the literal cost of a Boolean Epression leads to simpler circuits. Simpler circuits are less epensive to implement. Boolean Algebra can help us minimie literal cost. When do we stop tring to reduce the cost? Do we know when we have a minimum cost solution? We will introduce a sstematic wa to arrive at a minimum cost, two-level POS or SOP circuit. 2

Karnaugh Maps (K-map) A K-map is a collection of squares Each square represents a minterm The collection of squares is a graphical representation of a Boolean function Adjacent squares differ in the value of one variable Alternative algebraic epressions for the same function are derived b recogniing patterns of squares The K-map can be viewed as a reorganied version of the truth table The Karnaugh Map can be viewed as a topologicall-warped Venn diagram as used to visualie sets 3 Some Uses of K-Maps Provide a means for finding optimum: (Simple) SOP and POS standard forms, and (Low cost) two-level AND/OR and OR/AND circuits Graphicall and visuall related to manipulating Boolean epressions Demonstrate concepts used b computeraided design programs to simplif large circuits 4 2

Two Variable Maps A Two variable Karnaugh Map: Note that minterm m0 and minterm m are "adjacent and differ in the value of the variable. Similarl, minterm m0 and minterm m2 differ in the variable. Also, m and m3 differ in the variable as well. Finall, m2 and m3 differ in the value of the variable = 0 = = 0 m 0 = m = = m 2 = m 3 = 5 K-Map and Truth Tables The K-Map is just a different form of the truth table. Eample Two Variables: We choose a,b,c and d from the set {0,} to implement a particular function, F(,). Function Table K-Map Input Values (,) Function Value F(,) 0 0 a 0 b 0 c d = 0 = = 0 a b = c d 6 3

K-Map Function Representation Eample: F(,) = F = = 0 = = 0 0 0 = For function F(,), the two adjacent cells containing s can be combined using the Minimiation Theorem: F (, ) = + = 7 K-Map Function Representation Eample: G(,) = + G = + = 0 = = 0 0 = For G(,), two pairs of adjacent cells containing s can be combined using the Minimiation Theorem: ( + ) + ( + ) = G (,) = + Duplicate 8 4

Three Variable Maps A three-variable K-map: =00 =0 = =0 Where each minterm corresponds to the product terms below: =00 =0 = =0 Note that if the binar value for an inde differs in one bit position, the minterms are adjacent on the Karnaugh Map =0 m 0 m m 3 m 2 = m 4 m 5 m 7 m 6 =0 = 9 Alternative Map Labeling Map use largel involves: Entering values into the map, and Reading off product terms from the map. Alternate labelings are useful: 0 3 2 4 5 7 6 00 0 0 0 0 3 2 4 5 7 6 0 5

Eample Functions B convention, we represent the minterms of F b a "" in the map and leave the minterms of F blank Eample: 0 3 2 F(,, ) = S m(2,3,4,5) 4 5 7 6 Eample: 0 3 2 G(a, b, c) = S m(3,4,6,7) 4 5 7 6 Combining Squares B combining squares, we reduce the representation for a term, reducing the number of literals in the Boolean equation. On a three-variable K-Map: One square represents a minterm with three variables Two adjacent squares represent a product term with two variables Four adjacent terms represent a product term with one variable Eight adjacent terms is the function of all ones (no variables) =. 2 6

Eample: Combining Squares Eample: Let 0 3 2 4 5 7 6 Appling the Minimiation Theorem three times: F(,, ) F = Sm(2,3,6,7) = + + + = + = Thus the four terms that form a 2 2 square correspond to the term "". 3 Three-Variable Maps Reduced literal product terms for SOP standard forms correspond to rectangles on K-maps containing cell counts that are powers of 2. Rectangles of 2 cells represent 2 adjacent minterms; of 4 cells represent 4 minterms that form a pairwise adjacent ring. Rectangles can be in man different positions on the K-map since adjacencies are not confined to cells trul net to each other. 4 7

Three-Variable Maps Topological warps of 3-variable K-maps that show all adjacencies: Venn Diagram Clinder 0 Y X 4 6 7 5 2 3 Z 5 Three-Variable Maps Eample Shapes of Rectangles: 0 3 2 4 5 7 6 6 8

Three Variable Maps K-Maps can be used to simplif Boolean functions b sstematic methods. Terms are selected to cover the "ones" in the map. Eample: Simplif F(,, ) = Sm(,2,3,5,7) F(,, ) = + 7 Three-Variable Map Simplification F(X, Y, Z) = Sm(0,,2,4,6,7) 8 9

Four Variable Maps Map and location of minterms: Y 0 3 2 4 5 7 6 2 3 5 4 X W 8 9 0 Z 9 Four Variable Terms Four variable maps can have rectangles corresponding to: A single one = 4 variables, (i.e. Minterm) Two ones = 3 variables, Four ones = 2 variables Eight ones = variable, Siteen ones = ero variables (i.e. Constant "") 20 0

Four-Variable Maps Eample Shapes of Rectangles: Y 0 3 2 4 5 7 6 2 3 5 4 X W 8 9 0 Z 2 Four-Variable Map Simplification F(W, X, Y, Z) = Sm(0, 2,4,5,6,7,8,0,3,5) 22

Four-Variable Map Simplification F(W, X, Y, Z) = Sm(3,4,5,7,9,3,4,5) 23 Sstematic Simplification A Prime Implicant is a product term obtained b combining the maimum possible number of adjacent squares in the map. A prime implicant is called an Essential Prime Implicant if it is the onl prime implicant that covers (includes) one or more minterms. Prime Implicants and Essential Prime Implicants can be determined b inspection of a K-Map. A set of prime implicants that "covers all minterms" means, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm. 24 2

Eample of Prime Implicants BD BD A AB Find ALL Prime Implicants CD C D AD BC B ESSENTIAL Prime Implicants C BD BD A D B 25 Prime Implicant Practice F(A, B,C,D) = Sm(0,2,3,8,9,0,,2, 3,4,5) 26 3

Sstematic Approach (Suppl. 2). Find all PIs of the function F. 2. Select all essential PIs, checking off included minterms. 3. Find all less than PIs and delete those that are less than, but not equivalent to, at least one other PI.* (As a result, some of the other unselected PIs ma become essential.) 4. Repeat 2 and 3 until no more less than PIs appear. 5. Find equivalent PIs and select arbitraril one PI from each set of equivalent PIs, checking off included minterms. 6. If minterms remain unchecked and no PI less than relations can be obtained, then a cclic structure eists. For a cclic structure, (a) arbitraril select a PI and repeat steps through 6, and (b) delete the same PI selected and repeat steps through 6. Compare literal cost of the solutions generated and select the minimum literal cost cover. 7. Discard an redundant (unused) PIs. *Correction to Supplement 2 27 Other PI Selection Once the Essential Prime Implicants are selected, we need to "prune" the solution set further. To do this, we determine which can be eliminated b finding Less ThanPIs and Redundant PIs. Less Than PIs: PI i is said to be Less Than PI j if PI i contains at least as man literals as PI j and PI j covers at least all of the as et uncovered minterms that PIi covers. Equivalent PIs: A set of PIs which are pair-wise less than each other. Secondar Essential PIs: Once the less than PIs are removed from consideration, new PIs become essential and the are called Secondar Essential PIs. Redundant PIs: These are PIs whose minterms have been completel covered b the PIs selected and are removed from consideration. 28 4

Eample 2 from Supplement Select Essential PIs: w Eliminate Less Than Pis: w 29 Eample 2 (Continued) Select Secondar Essential PIs: Eliminate Redundant PIs: w w 30 5

Another Eample G(A, B,C, D) = Sm(0,2,3,4,7,2,3,4, 5) 3 Five Variable or More K-Maps For five variable problems, we use two adjacent K-Maps. It becomes harder to visualie adjacent minterms for selecting PIs. You can etend the problem to si variables b using four K- Maps. v=0 v= w w 32 6

Don't Cares in K-Maps Sometimes a function table contains entries for which it is known the input values will never occur. In these cases, the output value need not be defined. B placing a don't care in the function table, it ma be possible to arrive at a lower cost logic circuit. Don't cares are usuall denoted with an "" in the K-Map or function table. Eample of Don't Cares - A logic function defined on 4-bit variables encoded as BCD digits where the four-bit input variables never eceed 9, base 2. Smbols 00, 0, 00, 0, 0, and will never occur. Thus, we DON'T CARE what the function value is for these combinations. Don't cares are used in minimiation procedures in such a wa that the ma ultimatel take on either a 0 or value in the re sult. 33 Eample: BCD 5 or More w A function F(w,,,) which is defined as "5 or greater" over a BCD input, as below. Don't cares are on non-bcd values. F (w,,,) = w + + 0 3 2 This is slightl lower in cost than F2 where the don't cares are required to 0 0 0 0 0 4 5 7 6 2 3 5 4 8 9 0 X X X X X X be "0". F 2 (w,,, ) = w + w + w For this particular function, note that the literal cost of the complement of F (w,,,), meaning "4 or less", is not changed b using the don't cares. 34 7

Product of Sums Eample F(A, B,C,D) = Sm (3,9,,2,3,4,5) + Sd (,4,6) Use F and take complement of result: 35 8