Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Similar documents
1. Mark the correct statement(s)

QUESTION BANK FOR TEST

Logic Gates and Boolean Algebra ENT263

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Chapter 2. Boolean Expressions:

EXPERIMENT #8: BINARY ARITHMETIC OPERATIONS

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Code No: R Set No. 1

Chapter 3. Gate-Level Minimization. Outlines

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

DIGITAL ELECTRONICS. P41l 3 HOURS

Combinational Circuits

Experiment 3: Logic Simplification

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Gate Level Minimization Map Method

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Standard Forms of Expression. Minterms and Maxterms

Combinational Circuits Digital Logic (Materials taken primarily from:

COMBINATIONAL LOGIC CIRCUITS

Synthesis of combinational logic

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Lecture (05) Boolean Algebra and Logic Gates

CS8803: Advanced Digital Design for Embedded Hardware

GC03 Boolean Algebra

Chapter 2 Boolean algebra and Logic Gates

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

Combinational Logic Circuits

Chapter 6. Logic Design Optimization Chapter 6

TWO-LEVEL COMBINATIONAL LOGIC

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

CS470: Computer Architecture. AMD Quad Core

Gate-Level Minimization

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

Simplification of Boolean Functions

Chap-2 Boolean Algebra

Code No: R Set No. 1

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

Injntu.com Injntu.com Injntu.com R16

Combinational Logic Worksheet

CprE 281: Digital Logic

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

Digital logic fundamentals. Question Bank. Unit I

Arithmetic-logic units

LECTURE 4. Logic Design

Computer Organization and Levels of Abstraction

SWITCHING THEORY AND LOGIC CIRCUITS

Parallel logic circuits

Combinational Logic Circuits

Last Name Student Number. Last Name Student Number

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

CSE303 Logic Design II Laboratory 01

Logic Design (Part 2) Combinational Logic Circuits (Chapter 3)

Chapter 4. Combinational Logic

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Computer Organization

IT 201 Digital System Design Module II Notes

EECS 270 Midterm Exam

Boolean Algebra and Logic Gates

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

Gate-Level Minimization

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

Digital Techniques. Lecture 1. 1 st Class

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Gate-Level Minimization

Simplification of Boolean Functions

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

END-TERM EXAMINATION

EECS150, Fall 2004, Midterm 1, Prof. Culler. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function.

EECS 140/141 Introduction to Digital Logic Design Fall Semester 2016 Exam #1 Date: 3 October 2016

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

Ch. 5 : Boolean Algebra &

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

Fundamentals of Computer Systems

Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

R07

R10. II B. Tech I Semester, Supplementary Examinations, May

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

Announcements. Chapter 2 - Part 1 1

Combinational Logic II

Code No: R Set No. 1

Review: Standard forms of expressions

Register Transfer Language and Microoperations (Part 2)

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

Gate Level Minimization

CENG 241 Digital Design 1

Introduction to Boole algebra. Binary algebra

Specifying logic functions

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

CS/COE 0447 Example Problems for Exam 2 Spring 2011

LAB #1 BASIC DIGITAL CIRCUIT

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS

Transcription:

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic Question 1: Due October 19 th, 2009 A convenient shorthand for specifying truth tables is to list the set of minterms (or maxterms) for which the corresponding Boolean function is true (or false). Consider the following truth table: A B C D F(A,B,C,D) 0 0 0 0 0 d 1 0 0 0 1 0 2 0 0 1 0 1 3 0 0 1 1 1 4 0 1 0 0 0 5 0 1 0 1 1 6 0 1 1 0 0 7 0 1 1 1 0 8 1 0 0 0 d 9 1 0 0 1 0 10 1 0 1 0 1 11 1 0 1 1 1 12 1 1 0 0 0 13 1 1 0 1 1 14 1 1 1 0 0 15 1 1 1 1 0 F(A, B,C, D) = F(A, B,C, D) = 1 d 0 d 2,3, 5,10,11,13 + 0,8 1,4,6,7,9,12,14,15 + 0,8 The shorthand for the sum-of-products ( ) and product-of-sums ( ) forms is shown at the right of the truth table. Given this specification for a Boolean function, answer the following questions. a) Use algebraic methods to derive the minimal forms for both and assuming that don't cares are set to 0 for and 1 for. b) Repeat the above using Karnaugh maps. Here you may choose the don't cares to minimize the resulting expressions. c) Repeat the minimization, this time assuming don't cares are all 0, using any minimization method. Prove algebraically that the resulting forms are equal (same truth table).

Question 2 Write down the truth table for a full subtracter. Your truth table should be laid out in the following order: R i A i B i D i R o The structure is identical to that of the full adder, except that D i corresponds to the difference, R i to the borrow input, and R o to the borrow output respectively. In a non two's complement machine such a circuit would be required to implement the subtraction operation directly. Once you have determined the truth table, determine the minimal and forms corresponding to the borrow output, R o, respectively. Do this using both algebraic minimization and Karnaugh maps. Implement the corresponding circuits using NAND-NAND and NOR-NOR logic in LogicWorks. Show that your circuits implement the specified truth tables. Question 3 Any Boolean function can be implemented using either NAND gates or NOR gates exclusively, provided that sufficient inputs are available (e.g. a 4-input NAND gate can serve as a 3-input NAND gate, a 2-input NAND gate, and an inverter). Determine the maximum number of inputs for each of the circuits you designed in Question 2 and design the corresponding gates following the examples shown in the course notes. For this question use active pull-ups and pull-downs. Implement and test your gates using LogicWorks. You can then use the DEVICE SYMBOL option under the FILE menu to encapsulate your gate design for subsequent use. Test each of the 2 gates using LogicWorks (i.e. verify their truth tables). Next, re-implement each of the two circuits from Question 2 (NAND-NAND and NOR-NOR), and verify their functionality using the same testing as applied in Question 2. Note: Since LogicWorks does not have an active(0) type of switch, use an inverter connected to the control input of an active(1) switch instead. If you want to be a bit more elegant, use the device editor to create an active(0) switch by modifying the active(1) switch (i.e. X-gate) by negating the control input. You can also use the drawing tools to place an inverter bubble on the gate symbol. MAKE SURE THAT YOU SAVE THE RESULT IN A DIFFERENT LIBRARY UNDER A DIFFERENT NAME so that you don't overwrite the existing part.

Question 4 Another way to implement a truth table is to use a multiplexer. A 2 to1 mux, like the one discussed in class, can select one of two inputs using a single control input. A 4 to 1 mux selects one of four inputs using two control inputs. Consider the following. By using the 2 control inputs as the table input variables and appropriately hard wiring the 4 inputs of the mux to 0 or 1, a 2 input truth table can be implemented. Using this approach, an n input truth table can be implemented using a n 2 to 1 mux. a) Using the gate types you designed in Question 3, design a 2 to 1 multiplexer. Verify its operation using LogicWorks. b) Now using the 2-way routing switch as a building block (use the device editor in LogicWorks to encapsulate the 2-way switch), design a multiplexer large enough to implement the truth table described in Question 2. Predict the propagation delay, T pd, of your multiplexer (you will need this to figure out how to space the inputs to your circuit in time). Test your multiplexer with appropriate waveforms and verify that the measured T pd is consistent with its predicted value. c) Hard wire the inputs to your multiplexer to implement the truth table described in Question 2. Verify its operation using LogicWorks. d) Explain the presence of any anomalous signals (glitches) in your output and give an example of an input transition that results in a glitch at the output. Show this example using LogicWorks. Question 5: Bonus The size of the multiplexer used to implement a truth table can be cut in half (e.g. 4 inputs instead of 8) if one of the variables is used as an input instead of being connected to a select line. For example, a truth table with inputs A, B, C, could be implemented using a 4-input multiplexer with A and B connected to the 2 select lines. A and B would then be able to select 0, 1, C or C (assuming that an inverter is available for C). Figure out how to re-implement Question 3 this way and prove that your solution is correct with a LogicWorks simulation. FPF/October 5 th, 2009