Advanced Modulation and Coding Challenges

Similar documents
The Fast Track to PCIe 5.0

Chapter 8 OSI Physical Layer

Relationship of 1000BASE-T1 to other standards

Performance Evaluation of Transcoding and FEC Schemes for 100 Gb/s Backplane and Copper Cable

Receiver BER target for 32GFC. Adam Healey February 2013 T11/13-058v0

Ethernet Technologies

Technical Feasibility of optical PMDs with RS FEC

CSCI-1680 Physical Layer Link Layer I Rodrigo Fonseca

ET4254 Communications and Networking 1

Modems, DSL, and Multiplexing. CS158a Chris Pollett Feb 19, 2007.

Ad hoc and Sensor Networks Chapter 6: Link layer protocols. Holger Karl

Overview. Performance metrics - Section 1.5 Direct link networks Hardware building blocks - Section 2.1 Encoding - Section 2.2 Framing - Section 2.

ECE 4450:427/527 - Computer Networks Spring 2017

DIGITAL SYSTEM. Technology Overview Nordco. All rights reserved. Rev C

WHITE PAPER THE CASE FOR 25 AND 50 GIGABIT ETHERNET WHITE PAPER

Multilevel Serial PMD Update. Rich Taborek - IEEE HSSG - 10 GbE

Wireless Sensornetworks Concepts, Protocols and Applications. Chapter 5b. Link Layer Control

CS 4453 Computer Networks Winter

Links. CS125 - mylinks 1 1/22/14

Solution of Exercise Sheet 2. (Layers of Reference Models)

Dissecting the Truth About Automotive PHYs. Daniel Shwartzberg. Director of Technical Pre-Sales.

White Paper Compromises of Using a 10-Gbps Transceiver at Other Data Rates

FORWARD ERROR CORRECTION CODING TECHNIQUES FOR RELIABLE COMMUNICATION SYSTEMS

10-Gigabit Ethernet DWDM OTN Optical Interface Specifications

T325 Summary T305 T325 B BLOCK 4 T325. Session 3. Dr. Saatchi, Seyed Mohsen. Prepared by:

10-Gigabit Ethernet DWDM OTN PIC Optical Interface Support (T640 Router)

ELEC 691X/498X Broadcast Signal Transmission Winter 2018

Forward Error Correction Using Reed-Solomon Codes

802.3bj FEC Overview and Status 400GbE Logic Challenges DRAFT IEEE

OTN Support Update P802.3bs 400 Gb/s Ethernet Task Force. Steve Trowbridge Alcatel-Lucent

Latency and FEC options for 25G Ethernet

FEC performance on multi-part links

Using Chiplets to Lower Package Loss. IEEE Gb/s Electrical Lane Study Group February 26, 2018 Brian Holden, VP of Standards Kandou Bus SA

C H A P T E R GIGABIT ETHERNET PROTOCOL

CHAPTER TWO LITERATURE REVIEW

Optical Transceivers for 100GE

Network Management & Monitoring

Direct Link Communication I: Basic Techniques. Data Transmission. ignore carrier frequency, coding etc.

ADSL Transmitter Modeling and Simulation. Department of Electrical and Computer Engineering University of Texas at Austin. Kripa Venkatachalam.

Coax ver C N ov. Steve Shellhammer, Qualcomm Juan Montojo, Qualcomm Dylan Ko, Qualcomm

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

CHANNEL CODING 1. Introduction

OIF CEI-56G Project Activity

Physical Layer V What does the physical layer provide?

An Alternative Scheme of FOM Bit Mux with Pre-interleave

Come & Join Us at VUSTUDENTS.net

WAN-compatible 10 Gigabit Ethernet Tutorial. Opticon Burlingame, CA July 31, 2000

CS 348: Computer Networks. - PHY; 30 th July Instructor: Sridhar Iyer IIT Bombay

Sena Technologies White Paper: Latency/Throughput Test. Device Servers/Bluetooth-Serial Adapters

Networked Systems and Services, Fall 2018 Chapter 2. Jussi Kangasharju Markku Kojo Lea Kutvonen

Multiple Access Protocols

Optical Trends in the Data Center. Doug Coleman Manager, Technology & Standards Distinguished Associate Corning Optical Communications

SpaceWire DC-Balanced Character Encoding for SpaceWire

Proposal for an Open Loop PHY Rate Control Mechanism

Pivotal Issues for 400 Gb/s Ethernet

The AMP NETCONNECT Category 6 Cabling System

The AMP NETCONNECT Category 6 Cabling System

Using On-Board Optics for Networking Technology Innovation

CHAPTER 6 PILOT/SIGNATURE PATTERN BASED MODULATION TRACKING

Technical Backgrounder: The Optical Data Interface Standard April 28, 2018

MOVING BEYOND THE STANDARD: CREATING ADDITIONAL BANDWIDTH THROUGH EXTENDING DOCSIS 2.0. Jack Moran, Distinguished Member of the Technical Staff

Error characteristic and test in XGPON system (Ber=1e-2)

International Journal of Research Available at

Optical Data Interface ODI-2 Transport Layer Preliminary Specification. Revision Date

A Theoretical Evaluation of the G-TOR Hybrid ARQ Protocol

)454 6 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU

SCRAMNet GT. A New Technology for Shared-Memor y Communication in High-Throughput Networks. Technology White Paper

Module 6 STILL IMAGE COMPRESSION STANDARDS

Performance analysis of coded 16-PAM scheme for GEPOF. BER, MTBE, MTTFPA, PER

IEEE Broadband Wireless Access Working Group <

Pretty Good Protocol - Design Specification

Error Control in Wireless Sensor Networks: A Cross Layer Analysis

Two hours UNIVERSITY OF MANCHESTER SCHOOL OF COMPUTER SCIENCE. M.Sc. in Advanced Computer Science. Date: Monday 2 nd June 2008.

ECE 485/585 Microprocessor System Design

MPM-400G 400G Multi-Protocol Module

Optimizing IP Networks for Acquisition. Presented by Henry Quintana, Director of Solutions TVU Networks

Direct Link Communication I: Basic Techniques. Data Transmission. ignore carrier frequency, coding etc.

Optical Data Interface ODI-2.1 High Speed Data Formats Preliminary Specification. Revision Date

Direct Link Networks. Lecture - Encoding & Framing 1. Areas for Discussion. Problems

A Model for Streaming 3D Meshes and Its Applications

Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels

Overview. A Survey of Packet-Loss Recovery Techniques. Outline. Overview. Mbone Loss Characteristics. IP Multicast Characteristics

CSE 123A Computer Networks

Links, clocks, optics and radios

Cabling Solutions for Nexus 9000 Switches With Dual-Rate 40/100G BiDi Transceiver and Panduit Connectivity

Data and Computer Communications

CSCI-1680 Link Layer I Rodrigo Fonseca

LVDS applications, testing, and performance evaluation expand.

MHz TRANSCEIVER. Bi-Directional Send and Receive. Compatible with: Transmitter Receiver Transceiver. Part # Part #

NRZ-NFC for 28G-PON. Contribution to The IEEE NG-EPON Study Group Meeting, Nov , 2015

IEEE 802.3ap Codes Comparison for 10G Backplane System

Housekeeping. Fall /5 CptS/EE 555 1

Direct Link Networks. Framing. Lecture - Encoding & Framing 1. Problems. Areas for Discussion

Keysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software

Chapter 2: Getting Connected

UNIT - IV Ques.4 Ques.5

100 Gbps/λ vs. 50 Gbps/λ : Cost and Power Comparisons in Silicon Photonics. Brian Welch

Lec 19 - Error and Loss Control

IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA

Recent Topics in the IBTA and a Look Ahead

Transcription:

WHITE PAPER Accelerating from 100GE to 400GE in the Data Center Advanced Modulation and Coding Challenges Ever increasing demands for a connected world with instant data access continues to drive data center transceiver innovation. Development of 100 gigabit Ethernet (GE) data transmission is currently in production and will continue to evolve. The move from 100GE to 400GE is revolutionary, not evolutionary. Non-return-to-zero (NRZ) and four-level pulse amplitude modulation (PAM4) are two modulation technologies that can enable 400GE. Each comes with its own unique set of challenges. The basics The move from 100GE to 400GE in the data center is revolutionary, not evolutionary. Optical transceivers will need to use advanced signal modulation and coding to reach 400GE speeds. These techniques create new test challenges for transceiver manufacturers. Page 1

The most common modulation scheme for 100GE today is NRZ modulation. NRZ is a two-state transmission system (also referred to as two-level pulse amplitude modulation or PAM2) where a logical 1 is represented by positive voltage, and 0 is represented by an equivalent (generally) negative voltage. 100GE is achieved by using 4 lanes of 25 gigabit per second (Gb/s) NRZ modulated signals. Since NRZ has gradually evolved over the last 50 years, with improved speeds from 110 bits per second to 100 Gb/s, many new concepts and challenges have already been researched and addressed. Theoretically, reaching 400GE speeds with NRZ is possible by applying these same concepts using 8 lanes of 56 Gb/s signaling. However, as speeds of NRZ designs increase above 28 Gb/s, channel loss of the transmission medium becomes a limiting factor. According to the Shannon Hartley theorem, there is a theoretical maximum amount of error free data over a specified channel bandwidth in the presence of noise. As such, either the channel bandwidth or the number of signal levels must be increased to improve the data rate or channel capacity. Therefore, new multilevel signal modulation techniques are needed. PAM4 signals use 4 amplitude levels with logical bits 00, 01, 10 and 11 to represent a symbol. The number of symbols transmitted per second (baud rate) is half the number of bits transmitted per second. For example, a data rate of 28 gigabaud (GBaud) means there are 56 gigabits of data transmitted per second. This is double the data rate (throughput) in the same bandwidth compared to 28 GBaud NRZ, which is essentially 28 Gb/s, since one bit represents one symbol.

NRZ (PAM2) PAM4 Figure 1. NRZ vs PAM4 Modulated Signals However, PAM4 designs are far more susceptible to noise since four signal levels are packed into an amplitude swing of two, as shown in Figure 1. Therefore, the signal to noise ratio (SNR) is lower, and analyzing noise from transceiver designs needs to account for channel return loss, as well as noise from the test instrumentation. PAM4 will use forward error correction (FEC) to account for this. FEC is an advanced coding technique that sends the required information to correct errors through the link along with the payload data. FEC introduces new test challenges that must be considered in physical layer testing of PAM4 signals. To facilitate the error correction capability, PAM4 encoding can also be done using Gray coding pattern. FEC introduces new test challenges that must be considered in physical layer testing of PAM4 signals. Gray code, also referred to as reflected binary code, is a coding pattern where successive symbols differ by one binary bit. In the case of PAM4 bit sequences defined above, the Gray code representation for the same symbols would be 00, 01, 11 and 10 for the levels 0, 1, 2 and 3 respectively. Gray coding is recommended by the Institute of Electrical and Electronics Engineers (IEEE) and Optical Internetworking Forum (OIF) standards to encode bits onto a PAM4 signal. Page 3

Higher density drives testing innovation NRZ or PAM2 (2-state testing) Send Noise Receive without errors PAM4 (4-state testing) Send Noise Receive with errors 4-state testing with FEC Send FEC-encoded Noise Receive FEC-encoded with errors Correct errors with FEC Receive corrected without errors Figure 2. Testing with and without FEC As shown in Figure 2, forward error correction sends the required information to correct errors through the link along with the payload data. The decoder uses this information to recover corrupted data without the need to request the transmitter retransmit it. Both the transmitting and receiving ends of the link must know which coding scheme is being used for the link to operate. A variety of coding systems are used in links employing FEC. The more common coding schemes used in data center networking are variants of the Reed Solomon (RS) system, originally developed in 1960s by Irving Reed and Gustav Solomon for use in satellite data links. RS coding operates on a block of data with a fixed size known as a symbol. These are grouped together into a frame. It is important to note that the symbol and symbol error rate terms which appear in data center networking standards using PAM4 are referring to the RS symbols, and not the PAM4 symbols. The RS encoding and decoding work on binary data, before and after the Gray coding conversion from binary to PAM4 and back. Test Implications of FEC With 400GE, naturally occurring errors in the system are acceptable to a certain level and then corrected with FEC, resulting in a nearly error-free environment post-fec. However, there are three main considerations that transceiver manufacturers will need to consider when testing FEC encoded PAM4 signals; coding gain, burst errors, and striping. Page 4

Coding Gain The encoding process converts the payload data to a format to allow decoding, and creates the additional data required to correct errors. The resulting encoded data is referred to as code words. Decoding is required on the receiving end to recover the data. Coding gain is a figure of the robustness of the error correction code. Higher coding gain allows the correction of a higher number of errors. However, there are tradeoffs. RS systems using higher coding gain require sending more overhead in the block of code words to facilitate decoding at the receiving end. Also, increasing the coding gain increases the amount of logic required for coding and decoding, and the processing time, or latency, required to encode and decode the data. Since higher speed serial data links using PAM4 have a higher native error rate than those using NRZ line coding, a FEC with a higher coding gain is required. Three main considerations when testing with FEC: Coding gain Burst errors Striping Burst errors A given coding gain in an RS system can correct up to a defined maximum number of errors in a code word. Once this number is exceeded, the entire code word cannot be decoded, and all the data is lost. This event is referred to as a frame loss and these can be counted as frame loss ratio (FLR) similarly to bit error ratio (BER). BER is the measure of the percentage of bits received with errors, due to noise or interference, divided by the number of bits transmitted. Therefore, FLR is the measure of the percentage of frames not delivered, divided by the number of frames sent. The FEC coding gain is selected to avoid frame losses given the target worst case BER of the native link. This works on the assumption that the error distribution in the native link is approximately random. A large burst of errors which exceed the number of correctable errors in the frame will result in frame losses, even if the average error rate in the link is better than the specified native BER. Note that a burst in this context is not necessarily consecutive bits. The errors could be interspersed with correct data bits, and would still result in a frame loss if the maximum number of correctable bits for the FEC code being used is exceeded. Error bursts can originate in the receiver end of the link, or anywhere within the link where the data is retimed without FEC decode and re-encoded, such as the passthrough mode in optical modules. Therefore, error bursts should be anticipated and striping can be used to minimize the impact of them. Page 5

Striping To lower the incidents of frame losses in links employing multiple lanes operating at a sub-rate of the total link data rate, data striping is often used. Striping the data rotates the individual data streams through all the available lanes in the link in a round robin fashion. By striping, burst errors generated by pass through re-timers within the link will have the length of any error burst effectively divided by the number of lanes used for the striping. For example, in a 100GE link using 4 lanes of 25.78 Gb/s NRZ data, an error burst of 100 bits generated in an optical module on a single lane would result in only 25 errors on that single lane after the striping is deinterleaved at the end of the link. Therefore, while striping does not increase the computed coding gain which assumes random error distribution, it effectively increases the gain when error bursts occur. Summary In addition to the RS coding and striping, additional coding is performed in data center networking links. The data is first passed through a scrambler to remove any DC conditions and preserve symmetry. Then the data is transcoded before passing through the FEC encoder. After striping the binary data is finally passed through a PAM4 Gray coder. At the opposite end, the decoding is performed by logic blocks in the opposite order. The logic required to perform this is complex. The decoding end of a 400GE link using 8 lanes of RS FEC with striping requires several hundred thousand gates. As such, there are several test implications that must be considered in links using RS FEC. Transceiver manufacturers will to need to change their testing procedures to take FEC into account, and use different metrics to test performance characterization and compliance to standards. For information on how Keysight s solutions can help you address your 400GE data center implementation challenges using advanced modulation and coding techniques, check the following links: For PAM4 simulation, transmit, interconnect and receiver test solutions, check out Pulse Amplitude Modulation (PAM4) Design and Test Solutions For 400GE design and test solutions, check out www.keysight.com/find/400g. Learn more at: www.keysight.com For more information on Keysight Technologies products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus This information is subject to change without notice. Keysight Technologies, 2018, Published in USA, September 10, 2018, 5992-3021EN Page 6