Implementing debug. and trace access. through functional I/O. Alvin Yang Staff FAE. Arm Tech Symposia Arm Limited

Similar documents
Beyond TrustZone Security Enclaves Reed Hinkel Senior Manager Embedded Security Market Develop

New Approaches to Connected Device Security

2017 Arm Limited. How to design an IoT SoC and get Arm CPU IP for no upfront license fee

Accelerating intelligence at the edge for embedded and IoT applications

Beyond TrustZone PSA Reed Hinkel Senior Manager Embedded Security Market Development

A Developer's Guide to Security on Cortex-M based MCUs

Using Virtual Platforms To Improve Software Verification and Validation Efficiency

Beyond TrustZone PSA. Rob Coombs Security Director. Part1 - PSA Tech Seminars Arm Limited

The Changing Face of Edge Compute

Beyond TrustZone Part 1 - PSA

CCIX: a new coherent multichip interconnect for accelerated use cases

A Secure and Connected Intelligent Future. Ian Smythe Senior Director Marketing, Client Business Arm Tech Symposia 2017

Advanced IP solutions enabling the autonomous driving revolution

Building firmware update: The devil is in the details

Connect Your IoT Device: Bluetooth 5, , NB-IoT

Connect your IoT device: Bluetooth 5, , NB-IoT

A New Security Platform for High Performance Client SoCs

Arm TrustZone Armv8-M Primer

Arm Mbed Edge. Shiv Ramamurthi Arm. Arm Tech Symposia Arm Limited

WAVE ONE MAINFRAME WAVE THREE INTERNET WAVE FOUR MOBILE & CLOUD WAVE TWO PERSONAL COMPUTING & SOFTWARE Arm Limited

ARM TrustZone for ARMv8-M for software engineers

The Next Steps in the Evolution of Embedded Processors

Bringing the benefits of Cortex-M processors to FPGA

Arm Mbed Edge. Nick Zhou Senior Technical Account Manager. Arm Tech Symposia Arm Limited

Unleash the DSP performance of Arm Cortex processors

Optimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs

Bringing Intelligence to Enterprise Storage Drives

Designing Security & Trust into Connected Devices

Evolving IP configurability and the need for intelligent IP configuration

Profiling and Debugging OpenCL Applications with ARM Development Tools. October 2014

DynamIQ Processor Designs Using Cortex-A75 & Cortex-A55 for 5G Networks

Design Process. in an embedded system. Kasper Ornstein Mecklenburg SW/HW development engineer Arm Limited

Beyond Hardware IP An overview of Arm development solutions

Cortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving

Hardware- Software Co-design at Arm GPUs

Compute solutions for mass deployment of autonomy

Arm crossplatform. VI-HPS platform October 16, Arm Limited

Challenges and opportunities of debugging FPGAs with embedded CPUs. Kris Chaplin Embedded Technology Specialist Altera Northern Europe

DynamIQ Processor Designs Using Cortex-A75 & Cortex- A55 for 5G Networks

Designing Security & Trust into Connected Devices

How to Build Optimized ML Applications with Arm Software

Designing, developing, debugging ARM Cortex-A and Cortex-M heterogeneous multi-processor systems

Diversity of. connectivity required for scalable IoT devices. Sam Grove Principal Software Engineer Arm. Arm TechCon 2017.

Improve the container image compatibility on Arm

ARM mbed Technical Overview

Deep Learning on Arm Cortex-M Microcontrollers. Rod Crawford Director Software Technologies, Arm

Cortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving

Date: 13 June Location: Sophia Antipolis. Integrating the SIM. Dr. Adrian Escott. Qualcomm Technologies, Inc.

How to Build Optimized ML Applications with Arm Software

Designing with ALTERA SoC Hardware

Optimize HPC - Application Efficiency on Many Core Systems

DPDK on Arm64 Status Review & Plan

Software Ecosystem for Arm-based HPC

ServerReady and Open Standards Accelerating Delivery

Protecting your system from the scum of the universe

Maximizing heterogeneous system performance with ARM interconnect and CCIX

Confessions of a security hardware driver maintainer

The Next Steps in the Evolution of ARM Cortex-M

Trustzone Security IP for IoT

Comprehensive Arm Solutions for Innovative Machine Learning (ML) and Computer Vision (CV) Applications

ARM Security Solutions and Numonyx Authenticated Flash

How to protect Automotive systems with ARM Security Architecture

Live Demo: A New Hardware- Based Approach to Secure the Internet of Things

Multi-core microcontroller design with Cortex-M processors and CoreSight SoC

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews

Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics

ARM mbed mbed OS mbed Cloud

Software Development Using Full System Simulation with Freescale QorIQ Communications Processors

System-wide visibility in post-silicon to drive meaningful analytics

Software Design Challenges for heterogenic SOC's

Bringing Intelligence to Enterprise Storage Drives

What is gem5 and where do I get it?

Optimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics

IO virtualization. Michael Kagan Mellanox Technologies

TZMP-1 Software Reference Implementation. Ken Liu 2018-Mar-12

Protecting your system from the scum of the universe

Designing Security & Trust into Connected Devices

Zatara Series ARM ASSP High-Performance 32-bit Solution for Secure Transactions

mbed OS Update Sam Grove Technical Lead, mbed OS June 2017 ARM 2017

ARM mbed Enabled. Mihail Stoyanov Partner Enablement Team Lead, ARM mbed. Xiao Sun Partner Enablement Engineer, ARM mbed

Fundamentals of HW-based Security

How Can You Trust Formally Verified Software?

Trusted Execution Environments (TEE) and the Open Trust Protocol (OTrP) Hannes Tschofenig and Mingliang Pei 16 th July IETF 99 th, Prague

Multicore platform towards automotive safety challenges

Managing & Accelerating Innovation with Open Source at the Edge

Introduction to Standards based approach to Server

Nexus Instrumentation architectures and the new Debug Specification

So you think developing an SoC needs to be complex or expensive? Think again

NS115 System Emulation Based on Cadence Palladium XP

How Can You Trust Formally Verified Software?

FPGA Adaptive Software Debug and Performance Analysis

Bringing OpenStack to the Enterprise. An enterprise-class solution ensures you get the required performance, reliability, and security

ARM processors driving automotive innovation

Designing with ALTERA SoC

ARM Trusted Firmware Evolution HKG15 February Andrew Thoelke Systems & Software, ARM

EDGE COMPUTING & IOT MAKING IT SECURE AND MANAGEABLE FRANCK ROUX MARKETING MANAGER, NXP JUNE PUBLIC

Accelerate Ceph By SPDK on AArch64

Unlock the Benefits of Transport SDN OIF Transport SDN API Interop Demo

Arm Server Ready. Dong Wei

A Seamless Tool Access Architecture from ESL to End Product. Albrecht Mayer (Infineon Microcontrollers) S4D Conference Sophia Antipolis, Sept.

Transcription:

Implementing debug and trace access through functional I/O Alvin Yang Staff FAE Arm Tech Symposia 2017

Agenda Debug and trace access limitations A new approach Protocol based Bare metal vs mission mode Shared vs dedicated interface controller Securing access End-to-end solution 2

Limitations of JTAG-based access Today s debug access over JTAG poses a number of practical challenges. Visibility is increasingly being constrained by insufficient bandwidth. A new approach is required to provide sufficient visibility and bandwidth from silicon bring-up to in-field deployment. 3

Moving to protocol-based debug Today Typically restricted to lab environment Future Access over arbitrary existing interface enables debug through product lifespan 4

CoreSight SoC-600 enabling debug throughout the product lifespan Removes reliance on JTAG Better visibility through increased bandwidth Debug throughout product lifespan Remote debug reduces cost of ownership Benefits include In-field debug, while device operating in its intended environment Remote debug sessions (e.g. data center, car, IoT node) More bandwidth translates to faster fault identification E.g. debug and trace over same link IO cost savings 5

Standard API one API for all tools Standard API used by debug/analysis tools to Configure the target Debug tool CoreSight SoC600 Debug the target Receive trace from the target Standard Debug/Trace API OS Kernel Interface to memory/devices This abstracts the underlying protocols and transport. Debug/Trace Target interface Functional I/O Driver Host Debug/Trace Protocol Arm Tool vendor Debug/Trace Target agent Functional I/O Driver Target SoC Vendor 6

Reference protocol spec/implementation Arm to provide a protocol specification and host/target reference software implementations. Debug tool Standard Debug/Trace API CoreSight SoC600 OS Kernel Interface to memory/devices CoreSight Wire Protocol - CSWP Reference code will be freely available. Debug/Trace Target interface Functional I/O Driver Host Debug/Trace Protocol Arm Tool vendor Debug/Trace Target agent Functional I/O Driver Target SoC Vendor 7

A practical approach balancing cost, intrusiveness and performance (part 1) Lowest silicon cost No additional dedicated resources needed Intrusive Protocol and link run by same CPU being debugged Bare-metal debug not supported Link owned by same target CPU 8

Mission Mode - software view DS-5 9

A practical approach balancing cost, intrusiveness and performance (part 2) Non-intrusive. Full debug features, including bare-metal. USB interface dedicated to debug. 10

A practical approach balancing cost, intrusiveness and performance (part 3) Non-intrusive. Full debug features, including bare-metal. USB PHY interface shared between system and debug. 11

Bare-Metal software view 12

SoC-600 in FPGA 13

Turn-key solution for authenticated debug Interoperability with other Arm components: SDC-600 (Secure Debug Channel) Socrates Debug Subsystem SoC - Dedicated path to security IP CoreSight SoC Host CPU - Standardized communication protocol - Full software interoperability with Arm security IP - Secure authentication of debug access Tooling support - Arm Socrates - Arm Development Studio Certificate SDC-600 Secure Debug Channel Isolating I/F Secure CPU Boot ROM Secure RAM Cryptography LCS Mgr Arm Security IP Debug control Secure Always On Alarms Roots of Trust 14

SDC-600 in details Direct APB interface from DP to SDC-600. Authentication method through SDC-600 configures access status of MEM-AP to debug memory. Slave COM Port 15

CoreSight: a comprehensive end-to-end solution IP library & tools for the creation of tailored debug and trace capabilities. Scales with SoC complexity from embedded design to enterprise class design Protocol debug over any link. Arm provides specs and a reference implementation Debug tools ecosystem standardization. Standardized API enables any compliant debugger to support a SoC-600 based chip without HW probes Debug access security & authentication. SoC-600 coupled with SDC-600 and Security IP offerings provide advanced security Hardware PoC platform & Linux drivers. 16

For further information Find demos and more information at the Arm demo area https://developer.arm.com antonio.russo@arm.com 17

Thank You! Danke! Merci! 谢谢! ありがとう! Gracias! Kiitos! 18

The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners. www.arm.com/company/policies/trademarks 19