NOT RECOMMENDED FOR NEW DESIGNS SINGLE SUPPLY QUAD PECL/TTL-TO-PECL

Similar documents
DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR

Features. Applications

SY55854U. General Description. Features. Functional Block Diagram. Applications. 2 x 2 Protection Crosspoint Switch

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

Features. Applications

Features. Applications

Features. Applications

3.3V 1GHz PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX

3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with INTERNAL INPUT TERMINATION

2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH INTERNAL INPUT TERMINATION

3.3V, 2.0GHz ANY DIFF. IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION

3.3V CMOS 1-TO-5 CLOCK DRIVER

Features VCC MIC1810 RESET RESET

SM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.

Precision CML/LVPECL/LVDS 2:1 MUX with Internal Termination and Fail Safe Input

SM Features. General Description. Applications. Block Diagram

3.3V 1GHz DUAL 1:10 PRECISION LVDS FANOUT BUFFER/ TRANSLATOR WITH 2:1 INPUT MUX

Features. Applications

Features. Data Sheet. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

MIC1832. General Description. Features. Applications. Typical Application

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

Features. Applications. MIC4126/27/28 Block Diagram

Features MIC2551A VBUS R S. 1.5k D+ D GND VM D SPD SUS GND. Typical Application Circuit

MIC2560. General Description. Features. Applications. Typical Application. PCMCIA Card Socket V CC and V PP Switching Matrix

3.3V CMOS OCTAL BIDIRECTIONAL TRANSCEIVER

FAST CMOS OCTAL BUFFER/LINE DRIVER

3.3V DUAL 1:10 PRECISION LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX

3.3 Volt CMOS Bus Interface 8-Bit Latches

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

1:4 LVPECL/CML FANOUT BUFFER WITH INTERNAL TERMINATION

MIC705/706/707/708. General Description. Features. Applications. Typical Application. µp Supervisory Circuit

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features. Applications

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUADRUPLE BUS SWITCH WITH INDIVIDUAL ACTIVE LOW ENABLES

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

MC74F620 MC74F623 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS (INVERTING AND NONINVERTING)

Features. V CC 2.7V to 5.5V 10k OVERCURRENT GND NC

MIC2544A/2548A. General Description. Features. Applications. Typical Application. Programmable Current Limit High-Side Switch

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH WITH FLOW-THROUGH PINOUT

Features. Applications

IDT74FST BIT 2:1 MUX/DEMUX SWITCH

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 32-BIT MULTIWIDTH BUS SWITCHES

LOW-VOLTAGE 24-BIT BUS EXCHANGE SWITCH

Features MIC2779L IN OUT HTH GND. Cellular Telephone Battery Monitor

SEMICONDUCTOR TECHNICAL DATA

MIC706P/R/S/T, MIC708R/S/T

3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS AND 5 VOLT TOLERANT I/O

QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH

IDT74LVCH16373A TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD

IDT74LVC541A 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH

3.3V CMOS BUFFER/CLOCK DRIVER

FAST CMOS OCTAL BUFFER/LINE DRIVER

QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH

MIC2546/2547. Features. General Description. Applications. Typical Application. Dual Programable Current Limit Switch

QUICKSWITCH PRODUCTS 2.5V / 3.3V 32-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 8:1 MUX / DEMUX HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V/3.3V 20-BIT HIGH BANDWIDTH BUS SWITCH

General Description. Features. Related Documentation. Evaluation Board. SY58600/601/602U Evaluation Board

QUICKSWITCH PRODUCTS 2.5V / 3.3V QUAD ACTIVE LOW, HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 8-BIT HIGH BANDWIDTH BUS SWITCH

IDT74LVC244A 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH

DatasheetArchive.com. Request For Quotation

IDT74FCT299/A/C FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM

MIC2782. General Description. Features. Applications. Typical Application. Dual-Input Push Button Reset IC with Immediate and Delayed Outputs

IDT74CBTLV3257 LOW-VOLTAGE QUAD 2:1MUX/DEMUX BUS SWITCH

2.5Gbps GPON/BPON ONU SERDES

Features. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices

IDT74LVC245A 3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

3.3V ZERO DELAY CLOCK BUFFER

LOW-VOLTAGE 10-BIT BUS SWITCH

DSC Q0093. General Description. Features. Applications. Block Diagram. Crystal-less Configurable Clock Generator

LOW-VOLTAGE OCTAL BUS SWITCH

MIC826. General Description. Features. Applications. Typical Application

Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

ICS Frequency Generator and Integrated Buffer. Integrated Circuit Systems, Inc. General Description. Applications.

MIC2587 Evaluation Board

Table 1 summarizes the supported device attribute differences between KSZ9021GN and KSZ9031MNX PHY devices. Device Attribute KSZ9021GN KSZ9031MNX

MIC2027/2077. Features. General Description. Applications. Typical Application. Quad USB Power Distribution Switch

Features. Applications. Regulator with Adjustable Output

SN54F38, SN74F38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233

SY89610L. General Description. Features. Applications MHz to 694MHz Jitter Attenuator and Low Phase Noise Frequency Synthesizer

IDTQS3257 QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH QUAD 2:1 MUX/DEMUX DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES: APPLICATIONS:

MIC2790/1/3. General Description. Features. Applications. Typical Application

Table 1 summarizes the supported device attribute differences between KSZ9021RN and KSZ9031RNX PHY devices. Device Attribute KSZ9021RN KSZ9031RNX

MIC2790/1/3. General Description. Features. Applications. Typical Application

IDTQS3VH383 QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH

8K X 8 BIT LOW POWER CMOS SRAM

MIC5281. Features. General Description. Applications. Typical Application. 120V IN, 25mA, Ultra-Low IQ, High-PSRR Linear Regulator

Features. Applications

CMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features. (opt) A EN0 A EN1 A V CC5_EN A V CC3_EN MIC2563 B EN0 B EN1 B V CC5_EN B V CC3_EN

Application Note. RMII Connections for. KSZ8895RQ and KSZ8864RMN Rev1.0. Introduction. Block Diagram of the KSZ8895RQ. Block Diagram of the KSZ8864RMN

DSC2033. Low-Jitter Configurable Dual LVDS Oscillator. General Description. Features. Block Diagram. Applications

Features. LOAD SWITCH or PMIC. LOAD SWITCH or PMIC /RESET

CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout

Transcription:

NOT RECOMMENDED FOR NEW DESIGNS Micrel, Inc. SINGLE SUPPLY QUAD PECL/TTL-TO-PECL FEATURES Quad PECL version of popular ECLinPS E Low skew Guaranteed skew spec TTL enable input Selectable TTL or PECL clock input Single +5V supply Differential internal design PECL I/O fully compatible with industry standard Internal 75kΩ PECL input pull-down resistors Available in 6-pin SOIC package BLOCK DIAGRAM 0 DESCRIPTION The is a low skew -to-4 PECL differential driver designed for clock distribution in new, highperformance PECL systems. It accepts either a PECL clock input or a TTL input by using the TTL enable pin. When the TTL enable pin is HIGH, the TTL input is enabled and the PECL input is disabled. When the enable pin is set LOW, the TTL input is disabled and the PECL input is enabled. The device is specifically designed and produced for low skew. The interconnect scheme and metal layout are carefully optimized for minimal gate-to-gate skew within the device. Wafer characterization and process control ensure consistent distribution of propagation delay from lot to lot. Since the S85 shares a common set of basic processing with the other members of the ECLinPS family, wafer characterization at the point of device personalization allows for tighter control of parameters, including propagation delay. To ensure that the skew specification is met, it is necessary that both sides of the differential output are terminated into 50Ω, even if only one side is being used. In most applications, all nine differential pairs will be used and, therefore, terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on the same package side (i.e. sharing the same VCCO as the pair(s) being used on that side) in order to maintain minimum skew. PIN NAMES Pin Function, Differential PECL Input Pair TTL Input TTL Input Enable,, Differential PECL Outputs VCC PECL VCC (+5.0V) VEE PECL Ground (0V) Precision Edge is a registered trademark of Micrel, Inc. Rev.: G Amendment: /0 Issue Date: March 2006

Precision Edge PACKAGE/ORDERING INFORMATION Ordering Information VCC 6 Package Operating Package Lead Part Number Type Range Marking Finish 2 5 ZC Z6- Commercial ZC Sn-Pb 3 4 VEE ZCTR () Z6- Commercial ZC Sn-Pb 4 5 6 TOP VIEW SOIC Z6-3 2 ZG (2) Z6- Industrial ZG with NiPdAu Pb-Free bar-line indicator Pb-Free ZGTR (, 2) Z6- Industrial ZG with NiPdAu Pb-Free bar-line indicator Pb-Free 7 0 VCCO 8 9 VCCO. Tape and Reel. 2. Pb-Free package is recommended for new designs. 6-Pin SOIC (Z6-) 2

TRUTH TABLE Q L L X L L H X H H X L L H X H H PECL DC ELECTRICAL CHARACTERISTICS Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit IIH Input HIGH Current 50 50 50 µa IIL Input LOW Current 0.5 0.5 0.5 µa VIH Input HIGH Voltage () 3.835 4.20 3.835 4.20 3.835 4.20 V VIL Input LOW Voltage () 3.90 3.525 3.90 3.525 3.90 3.525 V VOH Output HIGH Voltage (2) VCC 025 VCC 955 VCC 870 VCC 025 VCC 955 VCC 870 VCC 025 VCC 955 VCC 870 mv VOL Output LOW Voltage (2) VCC 890 VCC 705 VCC 620 VCC 890 VCC 705 VCC 620 VCC 890 VCC 705VCC 620 mv ICC Power Supply (3) 53 65 53 65 60 74 ma Current. VCC = VCCO = 5.0V 2. VIN = VIH (Max.) or VIL (Min.) Loading with 50Ω to VCC 2V. 3. All inputs and outputs open. TTL DC ELECTRICAL CHARACTERISTICS Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit Condition VIH Input HIGH Voltage 2.0 2.0 2.0 V VIL Input LOW Voltage 0.8 0.8 0.8 V IIH Input HIGH Current (, 2) 20 20 20 µa 00 00 00 IIL Input LOW Current (3) 0.6 0.6 0.6 ma VIK Input Clamp Voltage (4).2.2.2 V. VIN=2.7V 2. VIN=5.0V 3. VIN=0.5V 4. IIN=-8mA 3

Precision Edge AC ELECTRICAL CHARACTERISTICS ( 6) Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit tplh Propagation Delay to Output () ps tphl (differential) (2) 430 630 430 630 430 630 (single-ended) (3) 330 730 330 730 330 730 350 950 350 950 350 950 tskew Within-Device skew (4) 25 50 25 50 25 50 ps VPP Minimum PECL (5) 250 250 250 mv Input Swing VCMR PECL Common (6).6 0.4.6 0.4.6 0.4 V Mode Range tr Output Rise/Fall Times 275 375 600 275 375 600 275 375 600 ps tf 20% to 80%. Part-to-part skew is defined as Max. Min. value at the given temperature. 2. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals. 3. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal. 4. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device. 5. VPP (min.) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The VPP (min.) is AC limited for the S85, as a differential input as low as 50mV will still produce full PECL levels at the output. 6. VCMR is defined as the range within which the VIH level may vary, with the device still meeting the propagation delay specification. The VIL level must be such that the peak-to-peak voltage is less than.0v and greater than or equal to VPP (min.). 4

6-PIN SOIC.300" WIDE (Z6-) Rev. 03 MICREL, INC. 280 FORTUNE DRIVE SAN JOSE, CA 953 USA TEL + (408) 944-0800 FAX + (408) 474-000 WEB http://www.micrel.com The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. 2006 Micrel, Incorporated. 5