SensRcore Messaging and Usage

Size: px
Start display at page:

Download "SensRcore Messaging and Usage"

Transcription

1 SensRcore Messaging and Usage D Rev1.4 Dynastream Innovations Inc. July 6, 2007 P F

2 2 of 17 Copyright Information and Usage Notice This information disclosed herein is the exclusive property of Dynastream Innovations Inc. No part of this publication may be reproduced or transmitted in any form or by any means including electronic storage, reproduction, execution or transmission without the prior written consent of Dynastream Innovations Inc. The recipient of this document by its retention and use agrees to respect the copyright of the information contained herein. The information contained in this document is subject to change without notice and should not be construed as a commitment by Dynastream Innovations Inc. unless such commitment is expressly given in a covering document. The Dynastream Innovations Inc. ANT Products described by the information in this document are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Dynastream product could create a situation where personal injury or death may occur. If you use the Products for such unintended and unauthorized applications, you do so at your own risk and you shall indemnify and hold Dynastream and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Dynastream was negligent regarding the design or manufacture of the Product Dynastream Innovations Inc. All Rights Reserved.

3 3 of 17 TABLE OF CONTENTS 1 INTRODUCTION NVM ORGANIZATION NVM SECTORS NVM FLAGS NVM DATA COMMANDS NVM MEMORY MAP NVM COMMANDS SERIAL NVM MESSAGES NVM_Write (0x56) NVM_Clear (0x57) NVM_Dump (0x57) NVM_SetDefaultSector (0x57) NVM_EndSector (0x57) NVM_Lock (0x57) SENSRCORE CONFIGURATION COMMANDS Set ANT Channel Input Mask (0x90) Set ANT Channel Data Source (0x91) Read Pins for Sector (0x92) Timer Period Select (0x93) A/D Settings (0x94) Slave Shared Channel Address Configuration (0x95) ANT SENSRCORE GLOBAL DATA MESSAGE FORMAT ANT SENSRCORE GLOBAL DATA TYPES DIGITAL DATA GLOBAL DATA IDENTIFICATION 0X ANALOG DATA GLOBAL DATA IDENTIFICATION 0X FREQUENCY COUNTER DATA GLOBAL IDENTIFICATION 0X

4 4 of 17 1 Introduction A standard ANT chipset or module is a versatile tool to facilitate ultra low power, low cost wireless communication. ANT devices can easily be configured to setup wireless communication channels using a simple host microcontroller. SensRcore technology now goes one step further allowing an ANT device to further be configured as a sensor device directly, with A/D inputs, and/or digital inputs and outputs therefore eliminating the need for a host microcontroller at all. This document describes the details and use of ANT SensRcore including NVM organization, writing and reading of NVM, SensRcore configuration commands, and the format of the ANT SensRcore messages generated by the available SensRcore modes.

5 5 of 17 2 NVM Organization The data contained in the NVM is accessed by the ANT Module on startup when the ANT module is placed in SensRcore mode, which is achieved by tying the IOSEL pin low. When the IOSEL pin is tied high, the serial interface is enabled, allowing the NVM to be written. During the startup sequence of SensRcore mode (IOSEL tied low), the module reads commands from its NVM and executes them based on which sector is selected. The commands are processed by the module s serial command interpreter the same way a normal serial message would be. In this way, the module can be placed in predetermined configurations without receiving serial messages from a host controller. Commands are read out one at a time and processed in order. In order for the data to be read and commands to be executed successfully, the NVM data is organized in a specific fashion using Sectors, Flags, and specific data formats to achieve this requirement. 2.1 NVM Sectors The NVM is organized into sectors. These sectors exist in order to provide a user with the ability to store several different configurations or command sequences for selection at operation time. Sectors are numbered sequentially based on the number of End of Sector flags that have been read to that point. Sector 0 is a special sector that is always executed, either alone or in combination with another selected sector. The other sectors that are present can be selected either by a written command, or by externally driven IO lines. 2.2 NVM Flags The NVM is organized based on sectors and these sectors are achieved using three separate flags: Start of NVM, End of NVM, and End of Sector. Start of NVM (0xEE) This flag should appear as the very first byte in the NVM. If it is not the first byte, no other data will be read out of the NVM. End of NVM (0xEF) This flag indicate an end of the useful data on the NVM. An NVM format or partial format can be achieved by overwriting the byte at a specific location with the End of NVM flag. End of Sector (0xED) The End of Sector flag denotes the end of a sector on the NVM. 2.3 NVM Data Commands NVM data commands are the actual command information stored in the NVM. The commands are stored with an initial byte indicating the size of the command, followed by the actual command data bytes. The data bytes for a command are identical to those found in the serial messages that can be passed to the module. These messages are detailed in document D ANT Message Protocol and Usage. The data includes the Message ID and the appropriate data for that message. This format repeats for however many commands exist in a given sector of the NVM. 2.4 NVM Memory Map Below is a sample memory map of the NVM. 0xEE (NVM start), Default Sector Num, Command Size, Command Msg ID, Command Data1, Command Data2, Command DataX Command Size, Command Msg ID, Command Data1, Command Data2, Command DataX

6 6 of 17 0xED (end sector) Command Size, Command Msg ID, Command Data1, Command Data2, Command DataX Command Size, Command Msg ID, Command Data1, Command Data2, Command DataX 0xED (end sector) 0xEF (NVM end)

7 7 of 17 3 NVM Commands The following section details the serial commands that can be sent to the ANT Module to access and program the module s NVM. There are two main messages, NVM_DATA and NVM_CMD, with several sub messages for NVM_CMD that allow the NVM to be properly formatted and loaded with command information. 3.1 Serial NVM Messages NVM_Write (0x56) void ANT_NVM_Write(UCHAR ucsize, UCHAR *puccmd); Parameters Type Range Description Size UCHAR The size of the command, which is the number of data bytes + 1 for the Cmd ID Cmd ID UCHAR The ID of the command to be programmed into NVM Command Data 0 UCHAR Command byte 0 Command Data 1 UCHAR Command byte 1 Command Data 2 UCHAR Command byte 2 Command Data 3 UCHAR Command byte 3 Command Data 4 UCHAR Command byte 4 Command Data 5 UCHAR Command byte 5 Command Data 6 UCHAR Command byte 6 Command Data 7 UCHAR Command byte 7 Command Data 8 UCHAR Command byte 8 UCHAR auccommand = {0x42, 0x00, 0x10, 0x00}; // sample Network Key ANT_NVM_Write(4, auccommand); // write auccommand, an assign channel command that assigns // channel 0 as a Master Channel This message writes a command into NVM. These commands are then read out and executed in order when the module starts up in SensRcore mode. This command can be of variable length and requires only as many data bytes as are required by the command that is being programmed into NVM NVM_Clear (0x57) void ANT_NVM_Clear(); Parameters Type Range Default Description Cmd Number UCHAR 0 0 Specifies the clear command ANT_NVM_Clear(); // clears the NVM This message is sent to the module to clear the NVM. This command must be performed before commands are written into the NVM using NVM_Write NVM_Dump (0x57) void ANT_NVM_Dump();

8 8 of 17 Parameters Type Range Range Description Cmd Number UCHAR 1 1 Specifies the dump command /*****************************************************/ ANT_NVM_Dump(); // NVM_Write commands will be sent to the Response func and it will end with a message of the format // [57][00][04][xx] where [xx] is the number of messages that have been read out This message is sent to the module to dump the contents of the NVM. It causes the part to send NVM_Write commands to the Host with the data commands that have been sent in, unless the NVM has been locked from reading (3.1.6 below). It also will send out NVM_EndSector commands to denote the end of a sector and an NVM_DefaultSector command with the stored default sector. Finally, an NVM_Cmd with a command number of 0x04 will be sent to signify the end of the Dump and denote how many commands were sent NVM_SetDefaultSector (0x57) void ANT_NVM_SetDefaultSector(UCHAR ucdefaultsector); Parameters Type Range Default Description Cmd Number UCHAR 2 2 Specifies the set default sector command Default Sector UCHAR The default sector to be set ANT_NVM_SetDefaultSector(3); // set the Default Sector to 3 This message is sent to the module to set the default sector. This sector is what will be executed after sector 0 is complete. Only one sector besides sector 0 is ever executed on startup. The default sector is not used if the Read Pins for Sector command is present in sector 0, or the default sector is set to 0, which is the default NVM_EndSector (0x57) void ANT_NVM_EndSector(); Parameters Type Range Default Description Cmd Number UCHAR 3 3 Specifies the end sector command ANT_NVM_EndSector(); // puts a sector break in the NVM This message is sent to the module to put a sector break in the NVM image. Sector breaks are used to separate optional blocks of configuration commands. The first sector (sector 0) is always run on startup so a typical image would feature generic commands in this sector. By adding more sectors, different devices using the same NVM image can be made to have different configurations using separate sectors that may be selected with the DevSel pins NVM_Lock (0x57) void ANT_NVM_Lock(); Parameters Type Range Default Description Cmd Number UCHAR 5 5 Specifies the lock command ANT_NVM_Lock(); // Locks the NVM

9 9 of 17 This message is sent to the module to lock the NVM. This command prevents the contents of the NVM from being dumped in order to provide security for NVM images. The only way to Dump the contents after an NVM_Lock command is to clear the NVM, and rewrite it.

10 10 of 17 4 SensRcore Configuration Commands The following messages are used to configure a SensRcore device. Care should be taken to configure all appropriate pieces of information for an ANT channel before opening it. All configuration commands return a response to indicate their success or failure to be written into NVM, therefore a simple state machine can be setup for configuration. Configuration would advance state only when a RESPONSE_NO_ERROR is received for the current command and would re-send upon failure Set ANT Channel Input Mask (0x90) Parameters Type Range Description ANT Channel Number UCHAR 0-MAX_CHAN - 1 ANT channel number Input Type UCHAR x00 No input (default) 0x01 Digital Data 1 UCHAR Input Type 0 Reserved Input Type 1 IO pin mask of enabled outputs Data 2 UCHAR Input Type 0 Reserved Input Type 1 Value 1 indicates Output Crossover Mode Enabled, so incoming digital data is nibble reversed (most significant 4 bits and least significant 4 bits are swapped). Data 3 UCHAR Input Type 0 Reserved Input Type 1 Default state of enabled outputs // Example usage [90][00][01][03][01][00] //Allows incoming digital messages to affect pins IO0 and IO1. Since // crossover mode is enabled, a value of 0x30 in the incoming RF // message would set both outputs. Outputs are low on startup. This message is programmed into the NVM configuration to configure the ANT SensRcore module to process receive data. Currently, only digital data can be processed. The IO mask of the pins that can be affected by incoming ANT messages are configured with this message as well as whether the ANT message data is Crossed Over. When crossover is enabled, incoming digital data messages have their nibbles reversed, so the data in the top nibble is applied to the pins represented in the bottom nibble and vice versa, which can be used when two IO sensrcore devices are directly interacting. The initial state of the outputs can be set either high or low.

11 11 of Set ANT Channel Data Source (0x91) Parameters Type Range Description ANT Channel Number Data Channel Number UCHAR UCHAR 0..MAX_CHAN MAX_DATA_ CHAN-1 Data Type UCHAR As specified 0x40 Digital Input 0x41 Analog Input 0x42 Counter Input Pin Enable Mask/Pin Number Message Ratio Message Ratio Offset The ANT channel number to be associated with the assigned data channel number. The Data Channel number to be used as a data source for a particular ANT channel. More than one Data Channel may be assigned to a single ANT channel, but each Data Channel may only be assigned once to a single ANT channel. UCHAR Specifies the pins to be associated with this channel. Only one analog or counter input can be associated with a channel, but all Digital input pins can be assigned to a single channel if desired. Digital inputs use a pin mask to represent the 8 possible inputs. Analog and Counter inputs use number values to represent an individual pin (2 = pin AIO2). Analog has two special pins for use of the internal temperature and battery voltage sources, these are accessed using 0xFF (Battery) and 0xFE (Temperature) Digital input selection XXXXXXXX - Input byte mask represents digital inputs 0-7 Analog input selection 0x00 AIO0 0x01 AIO1 0x02 AIO2 0x03 AIO3 0x04 AIO4 0xFE Temperature 0xFF Input Voltage Counter input selection 0x00 Counter0 (AIO0) 0x01 Counter1 (AI01) 0x02 Counter2 (AIO2) 0x03 Counter3 (AIO3) 0x04 Counter4 (AIO4) UCHAR Number of ANT messages between each data message sent from this data source (e.g. Message Ratio = 2, would have this data take every second message on the ANT RF channel, 4 would have it take every fourth) UCHAR Allows spacing between messages to distribute messages within a 256 message cycle with minimal conflicts. [91][00][00][41][01][02][00] // Assign data channel 0 as A/D input from pin AIO1, being sent over ANT // Channel 0 on every second message interleaved with data channel 1 below [91][00][01][42][03][02][01] // Assign data channel 1 as counter input from pin AIO3, being sent over ANT // Channel 0 on every second message interleaved with data channel 0 above This message is programmed into NVM to assign a data channel to an ANT channel. Data Channel types determine the data source type, the data source physical pin, and the rate at which this data is sent over the specified ANT channel. Multiple data channels can be assigned to a single ANT channel and data from multiple data channels can be interleaved in a periodic way using the Message Ratio and Message Ratio Offset parameters Read Pins for Sector (0x92) Parameters Type Bit Range Range Description Filler UCHAR - 0 Filler Byte [92][00] This message is programmed into NVM to cause a device to determine its default sector (the sector to be run after sector 0) from the DevSel pins. This command must be placed in Sector 0 to be recognized.

12 12 of Timer Period Select (0x93) Parameters Type Range Default Description Filler UCHAR 0 0 Filler Byte Timer Period USHORT (little endian) (1Hz) [93][00][00][20] //Set sample timer to 4 Hz The timer period in seconds * Maximum messaging period is ~2 seconds. This message configures the base timer period for all data channels I.E. the fundamental A/D sample rate: Timer Period = Timer Period Time (s) * E.g.: To sample at 4Hz, set the Timer Period to 32768/4 = Note: The minimum acceptable message period is difficult to specify as it is system dependent and depends on the number of configured channels and their use. Caution should be used to appropriately test the system when high data rates are used, especially in combination with multiple channels. It is of critical importance that the timer period be defined in a manner consistent with the needs of the application. Some issues to consider are: 1. A smaller timer period increases the sample rate and thus increases system power consumption (see respective ANT product datasheet for details). 2. A slower timer period may not allow sufficient resolution or responsiveness A/D Settings (0x94) Parameters Type Range Description Reserved UCHAR 0 Reserved byte Data Channel Number UCHAR 0..MAX_DATA_ CHAN-1 The data channel number. Must correspond to an assigned Analog data channel. A/D Configuration UCHAR Specified Bit 0-2: Reference source, available values are 0 (Vcc reference) and 1 (internal reference) Bit V Internal Reference (Bit Set), 1.5 V Internal Reference (Bit Cleared) Bit 4: Clear Min/Max on ANT RF Channel Message Period Bit 5: Hardware timer sample (only on data channel 0) Bit 6-7: Reserved Timer Ratio UCHAR Number of timer periods between samples Filter Parameter N UCHAR Value of N in Filter Equation Reserved USHORT 0 Reserved bytes [94][00][09][02][08][00][00] Use 2.5 V internal reference, sample every 2 nd timer period, N = 8 This message is programmed into the NVM to configure the A/D sample settings for a specific A/D data channel. The A/D Configuration byte is defined as follows: Bit 0-3 specifies the reference source for the A/D, however the reference voltage is fixed for Temperature and Battery A/D samples to use the 1.5V internal source. Bit 4 sets the minimum and maximum A/D sample values to be cleared on every message transmission or not. Bit 5 enables the A/D sampling to be hardware timed instead of software sampled, which reduces sample timing dither, which can be important when sampling rapidly changing analog sources. The disadvantage of hardware sampling which is only available to Data Channel 0 is that it requires the A/D reference to be on continuously instead of the default of only when an A/D sample is being taken. Enabling hardware sampling therefore increases the average power consumption. The Timer Ratio is used to reduce the sample rate from the selected fundamental timer rate that was selected with the Timer Select Period message above, to meet the required sampling rate for the particular A/D signal. For example a value of 1 means that an A/D pin will be sampled on every fundamental Timer Period and a value of 2 means that an A/D pin will be sampled on every 2 nd fundamental Timer Period. The Filter Parameter N sets the parameter for the filter that is implemented on every A/D or Temperature channel. This filter is present to provide some initial data smoothing if desired. The filter is of the form:

13 13 of 17 Output(x) = (Output(x-1)*(N-1) + Sample)/N A value of N = 1 will provide no filtering Slave Shared Channel Address Configuration (0x95) Parameters Type Range Default Description ANT Channel Number Shared Address Mode Shared Address LSB Shared Address MSB UCHAR 0..MAX_CHAN-1 - The channel to be unassigned. UCHAR Manual Shared Address 1 Serial Number Shared Address 2 Auto Shared Channel Address Acquisition UCHAR Valid only for Manual Shared Address Mode UCHAR Valid only for Manual Shared Address Mode // Example [95][00][00][03][00] // Manually set shared address on ANT Channel 0 to 3 [95][00][01] // Set shared address for ANT channel 0 to the two least significant bytes of the serial number [95][00][02] // Use automatic shared channel address acquisition for channel 0 This message is programmed into the NVM in order to enable the setting of the shared address for a shared channel slave. The shared address number can be assigned manually by the user, set to be the internal serial number of the device, or set to automatically be acquired from the shared master.

14 14 of 17 5 ANT SensRcore Message Format ANT SensRcore mode can be configured to send many different types of data however there is a global format that applies to all SensRcore data formats. Some formatting information is now provided within the Transmission Type field of the device ID (see D ANT Message Protocol and Usage document for further description of the Transmission Type and Identification fields) as follows: Transmission Type Definition Transmission Type Value Bit Definition Description 0-1 0x01 No Shared Address 0-1 0x02 1 Byte Shared Address 0-1 0x03 2 Byte Shared Address 2 0x04 Identification Byte Flag. Indicates that the byte immediately following the defined shared address field as described by Bits 0 and 1 above is a Identification Byte. The Identification byte is defined in section 0 below 3-7 Undefined Reserved for future use. Initialized to 0. Example 1: Transmission Type: xxxxx001 - Broadcast messaging (no shared address field) - No Identification Byte ANT Message 8 Byte Data Payload Data 0 Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 User Data 0 User Data 1 User Data 2 User Data 3 User Data 4 User Data 5 User Data 6 User Data 7 Example 2: Transmission Type: xxxxx101 - Broadcast messaging (no shared address field) - Identification Byte present ANT Message 8 Byte Data Payload Data 0 Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 Identification Byte Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 Example 3: Transmission Type: xxxxx111-2 Byte Shared Address field - Identification Byte present ANT Message 8 Byte Data Payload Data 0 Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 Shared Address (LSB) Shared Address (MSB) Identification Byte Data 3 Data 4 Data 5 Data 6 Data 7

15 15 of 17 6 ANT SensRcore Types ANT SensRcore Mode has defined several globally available data types for any ANT device to make use of. The currently defined Types are: Digital data, Analog data, and Frequency Counter data. Each Type has a defined data payload associated with it. 6.1 Digital Data Identification 0x40 The Digital Data message reports the polled state of digital input signals. On a SensRcore device each bit of the Input Pin State byte corresponds to a matching I/O signal pin (i.e. Bit 0 -> AIO0). The Input Pin Mask byte indicates which inputs are enabled or valid for the data source. ANT Message Payload Byte Byte 3 Byte 4 Byte 5 Byte 6 Byte 7 Parameters Type Range Description Reserved 0 UCHAR N/A Reserved (Initialized to 0) Reserved 1 UCHAR N/A Reserved (Initialized to 0) Reserved 2 UCHAR N/A Reserved (Initialized to 0) Input Pin Mask UCHAR Indicates which pins are valid for this channel Input Pin State UCHAR Indicates the state of the I/O pins of the device // Example [00][00][00][0F][05] // This indicates that channel s valid inputs are AIO0 AIO3 // and that AIO0 and AIO2 are high 6.2 Analog Data Identification 0x41 The Analog Data message reports polled filtered or unfiltered analog data. Also reported is the analog signal source, and the minimum and maximum values either over the last period, or since initialization.

16 16 of 17 ANT Message Payload Byte Byte 3 Parameters Type Range Description Analog Signal Source UCHAR Indicates signal source: 0-4 represents pins AIO0-AIO4 special values are: 0xFE -> Temperature Temp(C)=(V-0.986)/ Byte 4 Byte 5 Byte 6 Byte 7 0xFF -> Battery Voltage Max (8-bit) UCHAR most significant bits of the maximum recorded analog level, either in the past message period, or since initialization Temperature is represented differently as a value equal to Temperature rounded to the nearest degree Min (8-bit) UCHAR most significant bits of the minimum recorded analog level, either in the past message period, or since initialization Temperature is represented differently as a value equal to Temperature rounded to the nearest degree Measured A/D Data USHORT The measured A/D data from the analog signal. This data is 16-bit sampled at a user defined rate and optionally filtered. // Example [01][B0][A2][C0][A9] // This indicates an analog signal originating from AI01, with a current // measurement of 0xA9C0, a minimum measured value of 0xA2xx, // and a maximum measured value of 0xB0xx Temperature is represented differently as a value equal to Temperature*100 Sample Voltage Conversion: ADC Val = 0xA9C0 V = ADC Val/Max_16Bit*VRef Max_16Bit = 0xFFFF Assuming VRef = 1.5V V = 0xA9C0/0xFFFF*1.5V = V 6.3 Frequency Counter Data Identification 0x42 The Frequency Counter Data message gives a frequency representation of a frequently changing digital signal. IE a reed switch pickup on a bike wheel. A SensRcore Frequency Counter will count the number of low to high edge transitions on a given digital input signal and time-stamp each edge measurement. The timestamp marks a position in a 64 second rollover counter. From the differential of values in the timestamp and count fields between messages, an instantaneous frequency can be determined. The maximum measurable input frequency for a SensRcore device is 1 khz.

17 17 of 17 ANT Message Payload Byte Byte 3 Byte 4 Byte 5 Byte 6 Byte 7 Parameters Type Range Description Frequency Counter Signal Pin Cumulative Count Time Stamp Signal Edge Cumulative Rollover Counter // Example [00][B0][A9][05][00] [00][C0][A9][06][00] // This indicates a frequency counter on pin AIO0, where // the instantaneous frequency is 64 Hz UCHAR Indicates the frequency counter signal input pin AIOx where x is a value between 0 and 4. USHORT A relative time value that rolls over every 64 seconds. This can be used to estimate frequency along with the cumulative count. This time stamp refers to the time of the last detected edge. USHORT The cumulative number of rising edges detected on the associated input pin. Rolls over at 0xFFFF. Sample Calculation: Time2 = 0xA9C0, Time1 = 0xA9B0 T = Time2 Time1 = 0x10 Count = 0x0006 0x0005 = 0x0001 F = 1/(( T*Conversion_to_s)/ Count) Conversion_to_s = 64s/0x /(0x10*(64s/0x10000)) = 1/(1/64 s) = 64 Hz The host controller receiving the data can use the cumulative count and its own measure of elapsed time based on messages to track frequencies slower than 1/16 Hz.

FIT1e Revision D Rev1.1

FIT1e Revision D Rev1.1 FIT1e Revision D00001454 Rev1.1 Page 2 of 6 FIT1e Revision, Rev 1.1 Copyright Information and Usage Notice This information disclosed herein is the exclusive property of Dynastream Innovations Inc. No

More information

User Manual Reference Design

User Manual Reference Design User Manual Reference Design ANTDKT3 ANTDKT3UP1 ANTAP2DK1 D00001087 Rev1.4 Dynastream Innovations Inc. Jun 24, 2009 P +1 403.932.4620 F +1 403.932.6521 2 of 19 Copyright Information and Usage Notice Restricted

More information

Interfacing with ANT General Purpose Chipsets and Modules

Interfacing with ANT General Purpose Chipsets and Modules Interfacing with General Purpose Chipsets and Modules D00000794 Rev 1.3 Dynastream Innovations Inc. July 6, 2007 P +1 403.932.4620 F +1 403.932.6521 2 of 16 Copyright Information and Usage Notice This

More information

Burst Transfers ABSTRACT

Burst Transfers ABSTRACT Burst Transfers ABSTRACT The ANT Burst transfer mode offers a fast and efficient method for transferring bulk data through the ANT wireless link. Rather than using an increased message rate, the ANT Burst

More information

FIT Globs ABSTRACT. Glob messages provide a simple, uniform means of representing large binary objects using the FIT File format.

FIT Globs ABSTRACT. Glob messages provide a simple, uniform means of representing large binary objects using the FIT File format. FIT Globs ABSTRACT Glob messages provide a simple, uniform means of representing large binary objects using the FIT File format. Copyright Information and Usage Notice This information disclosed herein

More information

Integrated ANT-FS Client Interface Control Document

Integrated ANT-FS Client Interface Control Document Integrated ANT-FS Client Interface Control Document D00001417 Rev 1.0 P +1 403.932.9292 F +1 403.932.6521 2 of 76 Copyright Information and Usage Notice This information disclosed herein is the exclusive

More information

VREG_3V3 Block User Guide V02.03

VREG_3V3 Block User Guide V02.03 DOCUMENT NUMBER S12VREG3V3V2/D VREG_3V3 Block User Guide V02.03 Original Release Date: 12 Jul 2001 Revised: 22 Jun 2004 Semiconductor Products Sector Motorola, Inc Motorola reserves the right to make changes

More information

VREG_3V3 Block User Guide V03.03

VREG_3V3 Block User Guide V03.03 DOCUMENT NUMBER S12VREG3V3V3/D VREG_3V3 Block User Guide V03.03 Original Release Date: 12 Jul 2001 Revised: 12 Jan 2004 Semiconductor Products Sector Motorola, Inc Motorola reserves the right to make changes

More information

Using IIC to Read ADC Values on MC9S08QG8

Using IIC to Read ADC Values on MC9S08QG8 Freescale Semiconductor Application Note AN3048 Rev. 1.00, 11/2005 Using IIC to Read ADC Values on MC9S08QG8 by Donnie Garcia Application Engineering Microcontroller Division 1 Introduction The MC9S08QG8

More information

Using the Asynchronous DMA features of the Kinetis L Series

Using the Asynchronous DMA features of the Kinetis L Series Freescale Semiconductor Document Number:AN4631 Application Note Rev. 0, 12/2012 Using the Asynchronous DMA features of the Kinetis L Series by: Chris Brown 1 Introduction The power consumption of devices

More information

M68HC705E24PGMR PROGRAMMER USER'S MANUAL

M68HC705E24PGMR PROGRAMMER USER'S MANUAL M68HC705E24PGMR/D Rev. 2 March 1995 M68HC705E24PGMR PROGRAMMER USER'S MANUAL Third Edition MOTOROLA Ltd., 1993, 1995; All Rights Reserved Motorola reserves the right to make changes without further notice

More information

LA6584JA. Functions and Applications Single-phase full-wave driver for fan motor. Specitications

LA6584JA. Functions and Applications Single-phase full-wave driver for fan motor. Specitications Ordering number : ENA2125 Monolithic Linear IC Single-phase Full-wave Driver For Fan Motor http://onsemi.com Overview The is Single-phase bipolar fan motor is put into silent driving by means of BTL output

More information

Mask Set Errata. Introduction. MCU Device Mask Set Identification. MCU Device Date Codes. MCU Device Part Number Prefixes MSE08AZ32_0J66D 12/2002

Mask Set Errata. Introduction. MCU Device Mask Set Identification. MCU Device Date Codes. MCU Device Part Number Prefixes MSE08AZ32_0J66D 12/2002 Mask Set Errata MSE08AZ32_0J66D 12/2002 Mask Set Errata for MC68HC08AZ32, Mask 0J66D Introduction This mask set errata applies to this MC68HC08AZ32 MCU mask set: 0J66D MCU Device Mask Set Identification

More information

Interrupts in Decoupled Parallel Mode for MPC5675K Configuration and Usage

Interrupts in Decoupled Parallel Mode for MPC5675K Configuration and Usage Freescale Semiconductor Document Number: AN4495 Application Note Rev. 0, 3/2012 Interrupts in Decoupled Parallel Mode for MPC5675K Configuration and Usage by: Tomas Kulig Automotive and Industrial Solutions

More information

M68HC705E6PGMR PROGRAMMER USER'S MANUAL

M68HC705E6PGMR PROGRAMMER USER'S MANUAL M68HC705E6PGMR/D2 nc. Oct 1993 M68HC705E6PGMR PROGRAMMER USER'S MANUAL Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design.

More information

SPI Block User Guide V02.07

SPI Block User Guide V02.07 DOCUMENT NUMBER S12SPIV2/D SPI Block User Guide V02.07 Original Release Date: 21 JAN 2000 Revised: 11 Dec 2002 Motorola, Inc. Motorola reserves the right to make changes without further notice to any products

More information

AND9032. How to Read Temperature Through I 2 C Bus for NCT75-based Thermostat APPLICATION NOTE

AND9032. How to Read Temperature Through I 2 C Bus for NCT75-based Thermostat APPLICATION NOTE How to Read Temperature Through I 2 C Bus for -based Thermostat APPLICATION NOTE Introduction The is a twowire serially programmable temperature sensor with an over temperature/interrupt output pin to

More information

LE24L042CS-B. Overview. Functions. CMOS IC Two Wire Serial Interface EEPROM (4k EEPROM)

LE24L042CS-B. Overview. Functions. CMOS IC Two Wire Serial Interface EEPROM (4k EEPROM) Ordering number : ENA2068 CMOS IC Two Wire Serial Interface EEPROM (4k EEPROM) http://onsemi.com Overview The is a 2-wire serial interface EEPROM. It realizes high speed and a high level reliability by

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC

More information

Using an I 2 C EEPROM During MSC8157 Initialization

Using an I 2 C EEPROM During MSC8157 Initialization Freescale Semiconductor Application Note AN4205 Rev. 0, 11/2010 Using an I 2 C EEPROM During MSC8157 Initialization The MSC8157 family allows you to use an I 2 C EEPROM to to initialize the DSP during

More information

LA6584M. Overview. Functions and Applications. Specitications. Monolithic Linear IC BTL Driver Single-Phase Full-Wave Fan Motor Driver

LA6584M. Overview. Functions and Applications. Specitications. Monolithic Linear IC BTL Driver Single-Phase Full-Wave Fan Motor Driver Ordering number : ENN8349 LA6584M Monolithic Linear IC BTL Driver Single-Phase Full-Wave Fan Motor Driver http://onsemi.com Overview The LA6584M is Single-phase bipolar fan motor is put into silent driving

More information

LE2416RLBXA. Overview. Functions. CMOS IC Two Wire Serial InterfaceEEPROM (16k EEPROM)

LE2416RLBXA. Overview. Functions. CMOS IC Two Wire Serial InterfaceEEPROM (16k EEPROM) Ordering number : ENA2070 LE2416RLBXA CMOS IC Two Wire Serial InterfaceEEPROM (16k EEPROM) http://onsemi.com Overview The LE2416RLBXA is a 2-wire serial interface EEPROM. It realizes high speed and a high

More information

However, if an event comes in when the new value is being written to the pulse accumulator counter, that event could be missed. One solution to this p

However, if an event comes in when the new value is being written to the pulse accumulator counter, that event could be missed. One solution to this p Engineering Bulletin 7/2003 HC11 and HC12 Families Pulse Accumulator By Darci Ernst Systems Engineering Austin, TX Introduction and Background Detailed Description The timer module is one of the peripherals

More information

Device Errata MPC860ADS Application Development System Board Versions ENG, PILOT, REV A

Device Errata MPC860ADS Application Development System Board Versions ENG, PILOT, REV A nc. Microprocessor and Memory Technologies Group Errata Number: E2 Device Errata MPC860ADS Application Development System Board Versions ENG, PILOT, REV A February 5, 1997 1. Failures bursting to EDO DRAM.

More information

Freescale Semiconductor, I

Freescale Semiconductor, I SEMICONDUCTOR APPLICATION NOTE Order this document by AN65/D Prepared by: Bill Lucas and Warren Schultz A plug in module that is part of a systems development tool set for pressure sensors is presented

More information

LE24512AQF. Overview. Functions. CMOS IC Two Wire Serial Interface EEPROM (512k EEPROM)

LE24512AQF. Overview. Functions. CMOS IC Two Wire Serial Interface EEPROM (512k EEPROM) Ordering number : ENA2087 LE24512AQF CMOS IC Two Wire Serial Interface EEPROM (512k EEPROM) http://onsemi.com Overview The LE24512AQF (hereinafter referred to as this device ) is a two-wire serial interface

More information

AND8335/D. Design Examples of Module-to-Module Dual Supply Voltage Logic Translators. SIM Cards SDIO Cards Display Modules HDMI 1-Wire Sensor Bus

AND8335/D. Design Examples of Module-to-Module Dual Supply Voltage Logic Translators. SIM Cards SDIO Cards Display Modules HDMI 1-Wire Sensor Bus Design Examples of Module-to-Module Dual Supply Voltage Logic Translators Prepared by: Jim Lepkowski ON Semiconductor Introduction Dual supply voltage logic translators connect modules or PCBs together

More information

VREG_3V3 Block User Guide V05.03

VREG_3V3 Block User Guide V05.03 nc. DOCUMENT NUMBER S12VREG3V3V5/D VREG_3V3 Block User Guide V05.03 Original Release Date: 12 Jul 2001 Revised: 09 Sep 2004 Semiconductor Products Sector Motorola, Inc Motorola reserves the right to make

More information

Low Pressure Digital Sensor

Low Pressure Digital Sensor Low Pressure Digital Sensor SM7221, SM7321, SM7421 Series Gauge & Differential Pressure Sensors FEATURES Pressure ranges from 0.15 to 0.29 psi; gauge, differential and asymmetric outputs Accuracy: ±1%

More information

Features. Description. Applications. Block Diagram PT7M3808. Fixed Voltage Diagram. Adjustable Voltage Diagram(PT7M3808G01)

Features. Description. Applications. Block Diagram PT7M3808. Fixed Voltage Diagram. Adjustable Voltage Diagram(PT7M3808G01) Features Description Power-On Reset Generator with Adjustable Delay Time: 1.25ms to 10s. Very Low Quiescent Current: 2.8µA Typical High Threshold Accuracy: 0.5% Typ. Fixed Threshold Voltages for Standard

More information

HDPM01. Description. Features. Applications

HDPM01. Description. Features. Applications Integrated pressure sensor 300-1100hpa absolute Pressure Range ROHS compliant 11 coefficients for software compensation stored on chip Full integration of 2-axis magnetic sensors and electronics circuits

More information

AND9105/D. Biquad Filters in ON Semiconductor Pre-configured Digital Hybrids APPLICATION NOTE. a 0 = 1. x[n] y[n] a 1. b 1. z 1. a 2.

AND9105/D. Biquad Filters in ON Semiconductor Pre-configured Digital Hybrids APPLICATION NOTE. a 0 = 1. x[n] y[n] a 1. b 1. z 1. a 2. Biquad Filters in ONSemiconductor Pre-configured Digital Hybrids Introduction Pre-configured products offered by ON Semiconductor offer great flexibility in adjusting input/output characteristics as well

More information

High Speed 10-bits LVDS Transmitter EP103. User Guide V0.6

High Speed 10-bits LVDS Transmitter EP103. User Guide V0.6 High Speed 10-bits LVDS Transmitter EP103 User Guide V0.6 Revised: Feb 16, 2007 Original Release Date: Oct 31, 2003, Taiwan reserves the right to make changes without further notice to any products herein

More information

NMFAAAA. Product Preview USB Clamps, RS232 and General Purpose Data Line Filters with ESD Protection; Optional Internal Switch

NMFAAAA. Product Preview USB Clamps, RS232 and General Purpose Data Line Filters with ESD Protection; Optional Internal Switch Product Preview USB s, RS232 and General Purpose Data Line s with ; Optional Internal Switch USB line clamps (DOUT+, DOUT ) protect low operating voltage loads. Five additional low pass filters are built

More information

Mask Set Errata for Mask 5L35K

Mask Set Errata for Mask 5L35K Freescale Semiconductor MSE908GR16_5L35K Mask Set Errata Rev. 2, 12/2010 Mask Set Errata for Mask 5L35K Introduction This report applies to mask 5L35K for these products: MC68HC908GR16 The mask set is

More information

Programming and Evaluation Tool for Serial EEPROMs

Programming and Evaluation Tool for Serial EEPROMs EasyPro 3.2 Evaluation Board User's Manual EVAL BOARD USER S MANUAL Programming and Evaluation Tool for Serial EEPROMs What is EasyPRO? EasyPRO is an easy-to-use, software-driven device programmer that

More information

SONIX 8-BIT MCU OTP Easy Writer

SONIX 8-BIT MCU OTP Easy Writer SONIX 8-BIT MCU OTP Easy Writer User s Manual General Release Specification SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design.

More information

M35N 8/16 Analog Inputs, 14 Bits

M35N 8/16 Analog Inputs, 14 Bits M35N 8/16 Analog Inputs, 14 Bits 8/16 current or voltage inputs 14 bits resolution 7.8 µs acquisition/conversion time Precision better than 0.1 % Unipolar/bipolar software-selectable Autoincrement of channel

More information

MC56F825x/MC56F824x (2M53V) Chip Errata

MC56F825x/MC56F824x (2M53V) Chip Errata Freescale Semiconductor MC56F825XE_2M53V Chip Errata Rev. 1, 05/2012 MC56F825x/MC56F824x (2M53V) Chip Errata The following errata items apply to devices of the maskset 2M53V. 2012 Freescale Semiconductor,

More information

Using the PowerQUICC II Auto-Load Feature

Using the PowerQUICC II Auto-Load Feature Freescale Semiconductor Application Note Document Number: AN3352 Rev. 0, 01/2007 Using the PowerQUICC II Auto-Load Feature by David Smith/Patrick Billings Field Application Engineering/DSD Applications

More information

Intel Ethernet Controller I350 Frequently Asked Questions (FAQs)

Intel Ethernet Controller I350 Frequently Asked Questions (FAQs) Intel Ethernet Controller I350 Frequently Asked Questions (FAQs) Networking Division (ND) June 2014 Revision 2.2 Legal By using this document, in addition to any agreements you have with Intel, you accept

More information

for Freescale MPC55xx/MPC56xx Microcontrollers V2.10 Quick Start

for Freescale MPC55xx/MPC56xx Microcontrollers V2.10 Quick Start for Freescale MPC55xx/MPC56xx Microcontrollers V2.10 Quick Start CodeWarrior Development Studio for MPC55xx/MPC56xx Microcontrollers, version 2.xx Quick Start SYSTEM REQUIREMENTS Hardware Operating System

More information

PSoC 4 Current Digital to Analog Converter (IDAC)

PSoC 4 Current Digital to Analog Converter (IDAC) PSoC Creator Component Datasheet PSoC 4 Current Digital to Analog Converter (IDAC) 1.10 Features 7 or 8-bit resolution 7-bit range: 0 to 152.4 or 304.8 µa 8-bit range: 0 to 306 or 612 µa Current sink or

More information

NOVPEK NetLeap User Guide

NOVPEK NetLeap User Guide NOVPEK NetLeap User Guide Document Number: 001-124-04 Rev. 1.0 1/2017 Property of NovTech, Inc. 2016. All Rights Reserved Contact Information: Home Page: Company: www.novtech.com Modules: www.novsom.com/#/products1/

More information

AND8319/D. How to Maintain USB Signal Integrity when Adding ESD Protection APPLICATION NOTE

AND8319/D. How to Maintain USB Signal Integrity when Adding ESD Protection APPLICATION NOTE How to Maintain USB Signal Integrity when Adding ESD Protection Prepared by: Edwin Romero APPLICATION NOTE Introduction The Universal Serial Bus (USB) has become a popular feature of PCs, cell phones and

More information

N25S830HAT22IT. 256 kb Low Power Serial SRAMs. 32 k x 8 Bit Organization

N25S830HAT22IT. 256 kb Low Power Serial SRAMs. 32 k x 8 Bit Organization 256 kb Low Power Serial SRAMs 32 k x 8 Bit Organization Introduction The ON Semiconductor serial SRAM family includes several integrated memory devices including this 256 kb serially accessed Static Random

More information

Introduction to the S12G Family EEPROM Including a Comparison between the S08DZ, S12XE, and S12P Families

Introduction to the S12G Family EEPROM Including a Comparison between the S08DZ, S12XE, and S12P Families Freescale Semiconductor Application Note Document Number: AN4302 Rev. 0, 04/2011 Introduction to the S12G Family EEPROM Including a Comparison between the S08DZ, S12XE, and S12P Families by: Victor Hugo

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor

More information

UniFinger SFM5060-OH

UniFinger SFM5060-OH Ver. 1.0 Revision History Rev No. Issued date Description 1.0 Feb. 8, 2012 Initial Release Important Notice Information in this document is provided in connection with Suprema products. No license, express

More information

Pd max2 Mounted on a board * 1.85 W Operating temperature Topr -30 to +85 C Storage temperature Tstg -55 to +150 C

Pd max2 Mounted on a board * 1.85 W Operating temperature Topr -30 to +85 C Storage temperature Tstg -55 to +150 C Ordering number : ENA0954 LB11683H Monolithic Digital IC Three-Phase Sensorless Motor Driver http://onsemi.com Overview The LB11683H is a three-phase full-wave current-linear-drive motor driver IC. It

More information

Varactor Diode Monolithic dual Varactor Diode for FM Tunin 14V, 50nA, CR=2.3, Q=150, MCPH3

Varactor Diode Monolithic dual Varactor Diode for FM Tunin 14V, 50nA, CR=2.3, Q=150, MCPH3 Ordering number : EN680A SVC Varactor Diode Monolithic dual Varactor Diode for FM Tunin 14V, 0nA, CR=., Q=10, MCPH http://onsemi.com Features Twin type varactor diode with good large-signal characteristics

More information

NUF2221W1T2. USB Upstream Terminator with ESD Protection

NUF2221W1T2. USB Upstream Terminator with ESD Protection Upstream Terminator with ESD Protection This device is designed for applications requiring Line Termination, EMI Filtering and ESD Protection. It is intended for use in upstream ports, Cellular phones,

More information

CM1219. Low Capacitance Transient Voltage Suppressors / ESD Protectors

CM1219. Low Capacitance Transient Voltage Suppressors / ESD Protectors Low Capacitance Transient Voltage Suppressors / ESD Protectors Description The family of devices features transient voltage suppressor arrays that provide a very high level of protection for sensitive

More information

2005: 0.5 PQ-MDS-PCIEXP

2005: 0.5 PQ-MDS-PCIEXP HW Getting Started Guide PQ-MDS-PCIEXP Adaptor December 2005: Rev 0.5 PQ-MDS-PCIEXP Adaptor HW Getting Started Guide Step 1:Check HW kit contents 1.PQ-MDS-PCIEXP Adaptor 2.PIB (Platform I/O Board) to PCIEXP

More information

Figure 1. Power Barrel Connector Requirements

Figure 1. Power Barrel Connector Requirements Freescale Semiconductor Quick Start Guide Rev. 0.1, 06/29/2004 DEMO9S12NE64 Demo Quick Start Guide Introduction This kit and guide contains everything you need to get started. You will connect the board

More information

MTIM Driver for the MC9S08GW64

MTIM Driver for the MC9S08GW64 Freescale Semiconductor Application Note Document Number: AN4160 Rev. 0, 8/2010 MTIM Driver for the MC9S08GW64 by: Tanya Malik Reference Design and Applications Group India IDC MSG NOIDA 1 Introduction

More information

Mask Set Errata for Mask 2M40J

Mask Set Errata for Mask 2M40J Mask Set Errata MSE9S08QE8_2M40J Rev. 3, 8/2010 Mask Set Errata for Mask 2M40J Introduction This report applies to mask 2M40J for these products: MC9S08QE8 MCU device mask set identification The mask set

More information

1.3 General Parameters

1.3 General Parameters Advance Information MPC8245RZUPNS/D Rev. 0, 3/2002 MPC8245 Part Number Specification for the XPC8245RZUnnnx Series Motorola Part Numbers Affected: XPC8245RZU400B This document describes part-number-specific

More information

NUP4114UCW1T2G. Transient Voltage Suppressors. ESD Protection Diodes with Low Clamping Voltage

NUP4114UCW1T2G. Transient Voltage Suppressors. ESD Protection Diodes with Low Clamping Voltage Transient Voltage Suppressors ESD Protection Diodes with Low Clamping Voltage The NUP4114UCW1 transient voltage suppressor is designed to protect high speed data lines from ESD. Ultra low capacitance and

More information

Headset/Speaker EMI Filter with ESD Protection CM1416/D. Features. Product Description. Applications. ±30kV ESD protection on each channel per

Headset/Speaker EMI Filter with ESD Protection CM1416/D. Features. Product Description. Applications. ±30kV ESD protection on each channel per Headset/Speaker EMI Filter with ESD Protection CM1416 Features Functionally and pin compatible with the CSPEMI201A and CM1411 OptiGuard coated for improved reliability at assembly Two channels of EMI filtering

More information

Freescale Variable Key Security Protocol Receiver User s Guide Ioseph Martínez and Christian Michel Applications Engineering - RTAC Americas

Freescale Variable Key Security Protocol Receiver User s Guide Ioseph Martínez and Christian Michel Applications Engineering - RTAC Americas Freescale Semiconductor User s Guide Document Number: VKSPRXUG Rev. 0, 06/2008 Freescale Variable Key Security Protocol Receiver User s Guide by: Ioseph Martínez and Christian Michel Applications Engineering

More information

CM1621. LCD and Camera EMI Filter Array with ESD Protection

CM1621. LCD and Camera EMI Filter Array with ESD Protection LCD and Camera EMI Filter Array with ESD Protection Features Six Channels of EMI Filtering with Integrated ESD Protection Pi Style EMI Filters in a Capacitor Resistor Capacitor (C R C) Network ±15 kv ESD

More information

Power Cycling Algorithm using the MMA73x0L 3-Axis Linear Accelerometer

Power Cycling Algorithm using the MMA73x0L 3-Axis Linear Accelerometer Freescale Semiconductor Application Note Rev 1, 06/2007 Power Cycling Algorithm using the MMA73x0L 3-Axis Linear Accelerometer by: Kimberly Tuck Accelerometer Systems and Applications Engineering Tempe,

More information

Figure 1: TSSOP-24 ( Top View ) Figure 2: TQFN 4x4-24 ( Top View )

Figure 1: TSSOP-24 ( Top View ) Figure 2: TQFN 4x4-24 ( Top View ) 16-bit I2C-bus and SMBus I/O port with interrupt Features Operation power supply voltage from 2.3V to 5.5V 16-bit I/O pins which can be programmed as Input or Output 5V tolerant I/Os Polarity inversion

More information

i.mx31 PDK Power Measurement with GUI

i.mx31 PDK Power Measurement with GUI Freescale Semiconductor Application Note Document Number: AN4061 Rev. 0, 02/2010 i.mx31 PDK Power Measurement with GUI by Multimedia Application Division Freescale Semiconductor, Inc. Austin, TX This application

More information

SDRuno Release Notes

SDRuno Release Notes Overview This document provides an overview of the modifications, changes and enhancements made to the SDRuno Application Software. Version 1.1 and upward will only be developed for the RSP. The EXTIO

More information

AND8386/D. Bootloading BelaSigna 250 Using the I 2 C Interface APPLICATION NOTE

AND8386/D. Bootloading BelaSigna 250 Using the I 2 C Interface APPLICATION NOTE Bootloading BelaSigna 250 Using the I 2 C Interface APPLICATION NOTE INTRODUCTION This application note describes how to bootload BelaSigna 250 through its I 2 C interface when it does not have an EEPROM

More information

56F805. BLDC Motor Control Application with Quadrature Encoder using Processor Expert TM Targeting Document. 56F bit Digital Signal Controllers

56F805. BLDC Motor Control Application with Quadrature Encoder using Processor Expert TM Targeting Document. 56F bit Digital Signal Controllers 56F805 BLDC Motor Control Application with Quadrature Encoder using Processor Expert TM Targeting Document 56F800 6-bit Digital Signal Controllers 805BLDCQETD Rev. 08/2005 freescale.com BLDC Motor Control

More information

Using the Multi-Axis g-select Evaluation Boards

Using the Multi-Axis g-select Evaluation Boards Freescale Semiconductor Application Note Rev 2, 10/2006 Using the Multi-Axis g-select Evaluation Boards by: Michelle Clifford and John Young Applications Engineers Tempe, AZ INTRODUCTION This application

More information

SN8F5000 Starter-Kit User Manual

SN8F5000 Starter-Kit User Manual SONiX Technology Co., Ltd. User Manual 8051-based Microcontroller 1 Overview of Starter Kit provides easy-development platform. It includes SN8F5000 family real chip and I/O connectors to input signal

More information

N5 Starter Kit User Manual

N5 Starter Kit User Manual N5 Starter Kit User Manual N5DK1 D00001617 Rev 2.0 Page 2 of 48 N5 Starter Kit User Manual, Rev 2.0 Copyright Information and Usage Notice This information disclosed herein is the exclusive property of

More information

Freescale Semiconductor, I

Freescale Semiconductor, I M68HC705X4PGMR/D1 August 1991 M68HC705X4 PROGRAMMER BOARD (REVision A PWBs only) INTRODUCTION This application note describes the programming technique used to program and verify the XC68HC705X4 microcontroller

More information

DSP5630x FSRAM Module Interfacing

DSP5630x FSRAM Module Interfacing SEMICONDUCTOR TECHNICAL DATA DSP5630x FSRAM Module Interfacing Prepared by: Ian Forsyth FSRAM Applications Motorola Ltd. East Kilbride, Scotland Order this document by /D INTRODUCTION Due to ever increasing

More information

ESD7451, SZESD7451. ESD Protection Diodes. Micro Packaged Diodes for ESD Protection

ESD7451, SZESD7451. ESD Protection Diodes. Micro Packaged Diodes for ESD Protection ESD Protection Diodes Micro Packaged Diodes for ESD Protection The ESD751 is designed to protect voltage sensitive components that require ultra low capacitance from ESD and transient voltage events. Excellent

More information

Software Defined Radio API Release Notes

Software Defined Radio API Release Notes Software Defined Radio API Release Notes SDRplay Limited. Software Defined Radio API Release Notes Applications Revision History Revision Release Date: Reason for Change: Originator 1.0 03/Jun/2013 First

More information

MPR121 Proximity Detection

MPR121 Proximity Detection Freescale Semiconductor Application Note Rev 0, 03/2010 MPR121 Proximity Detection INTRODUCTION MPR121 is a feature rich, second generation touch sensor controller after Freescale s initial release of

More information

Freescale Semiconductor, I

Freescale Semiconductor, I nc. Order this document by /D Motorola Semiconductor How to Program Chip Selects on Modular Microcontrollers with a System Integration Module or a Single-Chip Integration Module By Sharon Darley Austin,

More information

MPR121 Jitter and False Touch Detection

MPR121 Jitter and False Touch Detection Freescale Semiconductor Application Note Rev 1, 03/2010 MPR121 Jitter and False Touch Detection INTRODUCTION Touch acquisition takes a few different parts of the system in order to detect touch. The baseline

More information

NUP8011MUTAG. Transient Voltage Suppressors

NUP8011MUTAG. Transient Voltage Suppressors NUP0MU Transient Voltage Suppressors ESD Protection Diodes with Low Clamping Voltage Array This integrated transient voltage suppressor device (TVS) is designed for applications requiring transient overvoltage

More information

LA6583MC. Monolithic Linear IC Fan Motor Driver BTL Driver Single-Phase Full-Wave. Ordering number : ENA

LA6583MC. Monolithic Linear IC Fan Motor Driver BTL Driver Single-Phase Full-Wave. Ordering number : ENA Ordering number : ENA2034 A6583MC Monolithic inear IC Fan Motor Driver BT Driver Single-Phase Full-Wave http://onsemi.com Overview The A6583MC is a low-saturation BT output linear driving motor driver

More information

MIRAGE Sierra mangoh TM IoT WiFi + Bluetooth + NFC Datasheet

MIRAGE Sierra mangoh TM IoT WiFi + Bluetooth + NFC Datasheet FEATURES WiFi 802.11 a/b/g/n 20 and 40MHz SISO Bluetooth Classic 2.1 Bluetooth Smart 4.1 NFC Forum type 2 Tag NFC Field Detect Wakeup Digital PCM Audio + SBC and A2DP Integrated high performance trace

More information

for ColdFire Architectures V7.2 Quick Start

for ColdFire Architectures V7.2 Quick Start for ColdFire Architectures V7.2 Quick Start CodeWarrior Development Studio for ColdFire Architectures V7.2 Quick Start SYSTEM REQUIREMENTS Hardware Operating System Disk Space 1 GHz Pentium compatible

More information

ESD7002, SZESD7002. Transient Voltage Suppressors. Low Capacitance ESD Protection Diode for High Speed Data Line

ESD7002, SZESD7002. Transient Voltage Suppressors. Low Capacitance ESD Protection Diode for High Speed Data Line ESD72, SZESD72 Transient Voltage Suppressors Low Capacitance ESD Protection Diode for High Speed Data Line The ESD72 transient voltage suppressor is designed to protect high speed data lines from ESD.

More information

Engineering Bulletin. Introduction and Background. Definition of Early TOF EB389/D 11/2001

Engineering Bulletin. Introduction and Background. Definition of Early TOF EB389/D 11/2001 Engineering Bulletin EB389/D 11/2001 TOF Considerations when Measuring a Long Input Capture Event By Donnie Garcia and Gianni Filippi Microcontroller Applications Engineering Austin, Texas Introduction

More information

Controller Continuum. for Microcontrollers V6.3. Quick Start

Controller Continuum. for Microcontrollers V6.3. Quick Start Controller Continuum for Microcontrollers V6.3 Quick Start CodeWarrior Development Studio for Microcontrollers V6.x Quick Start SYSTEM REQUIREMENTS Hardware Operating System Disk Space PC with 1 GHz Intel

More information

NCP370GEVB. NCP370 Over Voltage Protection Controller with Reverse Charge Control Evaluation Board User's Manual EVAL BOARD USER S MANUAL

NCP370GEVB. NCP370 Over Voltage Protection Controller with Reverse Charge Control Evaluation Board User's Manual EVAL BOARD USER S MANUAL NCP370 Over Voltage Protection Controller with Reverse Charge Control Evaluation Board User's Manual Description The NCP370 is an overvoltage, overcurrent and reverse control device. Two main modes are

More information

ESD7421, SZESD7421. ESD Protection Diodes. Micro Packaged Diodes for ESD Protection

ESD7421, SZESD7421. ESD Protection Diodes. Micro Packaged Diodes for ESD Protection ESD Protection Diodes Micro Packaged Diodes for ESD Protection The ESD7421 is designed to protect voltage sensitive components from ESD. Excellent clamping capability, low leakage, and fast response time

More information

CCD VIDEO PROCESSING CHAIN LPF OP AMP. ADS-93x 16 BIT A/D SAMPLE CLAMP TIMING GENERATOR ALTERA 7000S ISP PLD UNIT INT CLOCK MASTER CLOCK

CCD VIDEO PROCESSING CHAIN LPF OP AMP. ADS-93x 16 BIT A/D SAMPLE CLAMP TIMING GENERATOR ALTERA 7000S ISP PLD UNIT INT CLOCK MASTER CLOCK ADS-93X Timing Generator Board User's Manual Timing Generator Board Description This Timing Generator Board is designed to be part of a two board set, used in conjunction with an ON Semiconductor CCD Imager

More information

Low Pressure Digital & Analog Sensor

Low Pressure Digital & Analog Sensor Low Pressure Digital & Analog Sensor SM6291, SM6391, SM6491 Gauge and Differential Pressure Sensor FEATURES Pressure range from 0.3 to 0.79 psi; gauge, differential or asymmetric differential outputs Digital

More information

56F8300 BLDC Motor Control Application

56F8300 BLDC Motor Control Application 56F8300 BLDC Motor Control Application with Quadrature Encoder using Processor Expert TM Targeting Document 56F8300 16-bit Digital Signal Controllers 8300BLDCQETD Rev. 2 08/2005 freescale.com Document

More information

1) A/D MODULE (REV D) G23V ONLY 2) LATCH-UP G23V AND G49V ONLY 3) MSCAN MODULE (REV A) G23V AND G49V ONLY 4) MSCAN MODULE (REV A) G23V AND G49V ONLY

1) A/D MODULE (REV D) G23V ONLY 2) LATCH-UP G23V AND G49V ONLY 3) MSCAN MODULE (REV A) G23V AND G49V ONLY 4) MSCAN MODULE (REV A) G23V AND G49V ONLY MOTOROLA SEMICONDUCTOR TECHNICAL INFORMATION 68HC08AZ32MSE1 Rev 2.0 Mask Set Errata 1 MC68HC08AZ32 8-Bit Microcontroller Unit INTRODUCTION This document describes the errata identified on mask sets: G23V,

More information

LE2464DXA 64 kb I 2 C CMOS Serial EEPROM

LE2464DXA 64 kb I 2 C CMOS Serial EEPROM 64 kb I 2 C CMOS Serial EEPROM Overview The LE2464DXA is two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM). This device realizes high speed and a high level reliability by high

More information

AL5812EV3 User Guide 150mA, 60V Low-side Adjustable Linear LED Driver

AL5812EV3 User Guide 150mA, 60V Low-side Adjustable Linear LED Driver General Description The AL5812 is an adjustable Linear LED driver offering excellent temperature stability and output handling capability. The AL5812 simplifies the design of linear and isolated or non-isolated

More information

M81 16 Binary Outputs

M81 16 Binary Outputs M81 16 Binary Outputs 16 opto-relay outputs 0..36 V output voltage per channel 500 ma output current per channel Thermal and short-circuit protection 500 V DC isolation from the system 100 V DC isolation

More information

Dust Networks. SmartMesh LTP5903PC Integration Guide

Dust Networks. SmartMesh LTP5903PC Integration Guide Dust Networks SmartMesh LTP5903PC Integration Guide Contents Related Documents...3 Conventions and Terminology...3 Revision History...3 1 Introduction...4 Product Overview...4 2 Application Circuits...5

More information

Freescale Semiconductor, I

Freescale Semiconductor, I nc. Engineering Bulletin Rev. 1, 3/2002 TOF Considerations when Measuring a Long Input Capture Event By Donnie Garcia and Gianni Filippi Microcontroller Applications Engineering Austin, Texas Introduction

More information

MPR083 Proximity Evaluation Kit User s Guide

MPR083 Proximity Evaluation Kit User s Guide Freescale Semiconductor User s Guide Rev 2, 04/2008 MPR083 Proximity Evaluation Kit User s Guide by: Laura Salhuana Introduction This guide will aid you in connecting the MPR083 Evaluation Kit Board to

More information

Apollo2 EVB Quick Start Guide

Apollo2 EVB Quick Start Guide Apollo2 EVB Quick Start Guide Doc ID: QS-A2-1p00 Revision 1.0 June 2017 QS-A2-1p00 Page 1 of 11 2017 Ambiq Micro, Inc. Table of Content 1. Introduction...3 2. Documentation Revision History...3 3. Overview

More information

CodeWarrior Development Studio

CodeWarrior Development Studio CodeWarrior Development Studio for StarCore and SDMA Architectures Quick Start for Windows Operating Systems and Embedded Cross Trigger This Quick Start explains how to set up a sample project to use the

More information

Mask Set Errata for Mask 4L35K

Mask Set Errata for Mask 4L35K Freescale Semiconductor MSE908GZ16_4L35K Mask Set Errata Rev. 2, 12/2010 Mask Set Errata for Mask 4L35K Introduction This report applies to mask 4L35K for these products: MC68HC908GZ16 MC68HC908GZ8 The

More information