Hardware Undo+Redo Logging. Matheus Ogleari Ethan Miller Jishen Zhao CRSS Retreat 2018 May 16, 2018
|
|
- Anabel Lamb
- 5 years ago
- Views:
Transcription
1 Hardware Undo+Redo Logging Matheus Ogleari Ethan Miller Jishen Zhao CRSS Retreat 2018 May 16, 2018
2 Typical Memory and Storage Hierarchy: Memory Fast access to working data Storage Data persistence Persistent Memory: Fast memory interface + persistence 2
3 Here! Persistent Memory is Coming! Hardware NonVolatile Random Access Memories (NVRAMs) DRAM w/ Ultracapacitor Batterybacked DRAM NV-DIMM 3D XPoint Persistent Memory Aware Database DDR3 Compatible MRAM NVMM file systems are not strongly consi Software Persistent-memory-aware BPFS, PMFS, Ext4-DAX, system SCMFS, software Aerie None of them provide strong metadata and data cons Persistent Memory File Systems Persistent Memory Support in OS File system Metadata atomicity Data atomicity Mmap Atomicity [1] BPFS Yes Yes [2] No PMFS Yes No No Ext4-DAX Yes No No SCMFS No No No Aerie Yes No No NOVA Yes Yes Yes Persistent Memory Support Over Fabric [1] Each msync() commits updates atomically. [2] In BPFS, write times are not updated atomically with respect to the write itself. 3
4 System Throughput Here! Persistent Memory is Coming! but unlocking its full potential isn t easy Persistence Logging, checkpointing, copy-on-write, etc Traditionally property of storage systems Now must maintain in the memory system Native system, no persistence Performance Gap Flash SSD Memory, w/ persistence [Zhao +, MICRO 13] 4
5 Opportunity Hardware Undo + Redo Logging Contribution 1: Relax write order control with undo+redo logging Contribution 2: Leverage cache policies to efficiently enable undo+redo logging in hardware 5
6 Persistence Requirement in Cache-Memory Hierarchy Update persistent memory with a transaction Tx_begin do some reads do some computation Uncacheable_Rlog( addr(c), new_val(c) ) memory_barrier write C Tx_commit Crash Core Core L1 NVRAM LLC L1 Root A Core Core L1 NVRAM LLC L1 Root A Micro-ops: store C 1 store C 2... C 1 B C D B C D Log_C 6
7 Preview of Undo+Redo Logging Benefits Tx begin Undo logging only Undo logging of store A 1 Uncacheable Cacheable Tx commit Logging Write A Ulog_A 1 Ulog_A 2 Ulog_A N store A 1 store A 1 store A N clwb A 1..A N Time Redo logging only Write A consists of N store instructions Redo logging of the transaction Memory_barrier Tx commit Logging Write A Logging Write A Rlog_A 1 Rlog_A 2 Rlog_A N store A 1 store A 1 store A N Undo+redo logging Rlog_A 1 Rlog_A 2 Rlog_A N Ulog_A 1 Ulog_A 2 Ulog_A N store A 1 store A 1 store A N Tx commit Time Time 7
8 Benefits of Undo + Redo Logging Micro-ops Crash A 1 Corrupted! store A 1 store A 2 store A N A A B C Transactions: T A, T B, T C A B C CPU Caches Redo logging RLog_A Version 1 Version 2 NVRAM Memory barrier Undo logging ULog_A No force A copy of the old value, Can undo the changes made by partially completed transactions 8
9 Benefits of Undo + Redo logging Crash store A 1 store A 2 store A N Transactions: T A, T B, T C A B C CPU Caches Redo logging Undo logging No force Steal A B C Version 1 NVRAM RLog_A A 1 ULog_A Uncacheable Version 2 9
10 Undo+Redo Logging Benefits Tx begin Undo logging only Undo logging of store A 1 Uncacheable Cacheable Tx commit Logging Write A Ulog_A 1 Ulog_A 2 Ulog_A N store A 1 store A 1 store A N clwb A 1..A N Time Redo logging only Write A consists of N store instructions Redo logging of the transaction Memory_barrier Tx commit Logging Write A Logging Write A Rlog_A 1 Rlog_A 2 Rlog_A N store A 1 store A 1 store A N Undo+redo logging Rlog_A 1 Rlog_A 2 Rlog_A N Ulog_A 1 Ulog_A 2 Ulog_A N store A 1 store A 1 store A N Tx commit Time Time 10
11 Inefficiency of Software Logging in Persistent Memory Increased memory traffic Extra instructions in the CPU pipeline Conservative cache flushes Risks with multithreading? Transaction T A : Tx_begin do some reads do some computation Uncacheable_log( addr(a), new_val(a), old_val(a) ) write A clwb // can be // delayed? Tx_commit Micro-ops: store log_a 1 store log_a 2... Microops: load A 1 load A 2 store log_a 1 store log_a 2... A 1 Cache flush A A Core cache Processor Core cache Shared Caches Memory Controllers undo redo NVRAM ULog_B RLog_B ULog_ A RLog_ RLog_C A ULog_C 11
12 Better Transaction Throughput Performance Cost of Increased Memory Traffic 100% 80% 60% 40% 20% 0% Ideal Performance Performance Gap 70% Native memory, No persistence in NVRAM Persistent memory logging [Zhao +, MICRO 13] 12
13 What Can We Leverage from Hardware? Mechanism: Hardware Logging (HWL) store A 1 New Value Old Value Write-back Write-allocate Core Processor hit L1 Caches Core miss Last-level Cache (LLC) New Value Old Value Uncacheable_log( addr(a), new_val(a), old_val(a) ) Main Memory 13
14 Undo+Redo Logging: Rides Along with CPU Caching Naturally maintains the order between log and data Volatile Nonvolatile Core L1 Caches Core Last-level Cache (LLC) NVRAM store A 1 TxID, ThreadID Log record Log buffer (or simply WCB) Bypass caches Uncacheable Undo+Redo Log (Circular Buffer) Transaction T A Tx_begin do some reads do some computation write A clwb Tx_commit 14
15 How About Cache Flushes? Mechanism: Force Write Back (FWB) Supports Multithreading Volatile Nonvolatile fwb dirty data Already There The log is a circular buffer When is the best time for cache flushes? Cache flushes frequency depends on log size and log update speed! CPU Caches Transaction T A Tx_begin do some reads do some computation write A clwb Tx_commit 15
16 Commit the Transaction Design principles Hardware Logging (HWL) implements undo+redo in hardware Force Write Back (FWB) decoupled from transaction execution Transaction T A Tx_begin do some reads do some computation write A clwb Tx_commit 16
17 Software and Hardware Cost Software support Transaction interface Tx_begin do some reads do some computation Write A Tx_commit Log_create() Log_truncate() NVRAM Hardware overhead Major Components Logic Type Size Transaction ID register Flip-flop 1 byte per HW thread Log head and tail registers Flip-flop 16 bytes Fwb cache tag bit SRAM 1 bit per cache line 17
18 Better Key Performance Results Ideal performance No-pers SW-redo-clwb SW-undo-clwb Our-design : undo+redo Transaction Throughput 100% 89% 80% 56% 60% 40% 20% 0% Avg of five WHISPER micro-benchmarks Better NVRAM Write Traffic Avg of five micro-benchmarks WHISPER Processor configuration: Core i7, 22nm, 4-core, 2.5GHz, 2 threads/core Other results: energy consumption, instruction increase, IPC, sensitivity studies, etc. 18
19 Summary Contribution 1: Relax write order control with undo+redo logging Contribution 2: Leverage cache policies to efficiently enable undo+redo logging in hardware Key points Rethink the way traditional software logging is done Exploit opportunities in existing hardware can naturally support data persistence 19
20 Ongoing Work and Collaboration Western Digital Internship 20
21 Hardware Undo+Redo Logging Matheus Ogleari Ethan Miller Jishen Zhao CRSS Retreat 2018 May 16, 2018
Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems
2018 IEEE International Symposium on High Performance Computer Architecture Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems Matheus Almeida Ogleari, Ethan L. Miller,,
More informationRISC-V Support for Persistent Memory Systems
RISC-V Support for Persistent Memory Systems Matheus Ogleari, Storage Architecture Engineer June 26, 2018 7/6/2018 Persistent Memory State-of-the-art, hybrid memory + storage properties Supported by hardware
More informationRelaxing Persistent Memory Constraints with Hardware-Driven Undo+Redo Logging
Relaxing Persistent Memory Constraints with Hardware-Driven Undo+Redo Logging Matheus A. Ogleari mogleari@ucsc.edu Ethan L. Miller elm@ucsc.edu University of California, Santa Cruz November 19, 2016 Jishen
More informationLogging in Persistent Memory: to Cache, or Not to Cache? Mengjie Li, Matheus Ogleari, Jishen Zhao
Logging in Persistent Memory: to Cache, or Not to Cache? Mengjie Li, Matheus Ogleari, Jishen Zhao Persistent Memory CPU DRAM Disk/Flash Memory Load/store Not persistent Storage Fopen, fread, fwrite, Persistent
More informationSystem Software for Persistent Memory
System Software for Persistent Memory Subramanya R Dulloor, Sanjay Kumar, Anil Keshavamurthy, Philip Lantz, Dheeraj Reddy, Rajesh Sankaran and Jeff Jackson 72131715 Neo Kim phoenixise@gmail.com Contents
More informationNOVA: The Fastest File System for NVDIMMs. Steven Swanson, UC San Diego
NOVA: The Fastest File System for NVDIMMs Steven Swanson, UC San Diego XFS F2FS NILFS EXT4 BTRFS Disk-based file systems are inadequate for NVMM Disk-based file systems cannot exploit NVMM performance
More informationAn Analysis of Persistent Memory Use with WHISPER
An Analysis of Persistent Memory Use with WHISPER Sanketh Nalli, Swapnil Haria, Michael M. Swift, Mark D. Hill, Haris Volos*, Kimberly Keeton* University of Wisconsin- Madison & *Hewlett- Packard Labs
More informationNOVA-Fortis: A Fault-Tolerant Non- Volatile Main Memory File System
NOVA-Fortis: A Fault-Tolerant Non- Volatile Main Memory File System Jian Andiry Xu, Lu Zhang, Amirsaman Memaripour, Akshatha Gangadharaiah, Amit Borase, Tamires Brito Da Silva, Andy Rudoff (Intel), Steven
More informationAn Analysis of Persistent Memory Use with WHISPER
An Analysis of Persistent Memory Use with WHISPER Sanketh Nalli, Swapnil Haria, Michael M. Swift, Mark D. Hill, Haris Volos*, Kimberly Keeton* University of Wisconsin- Madison & *Hewlett- Packard Labs
More informationHardware Support for NVM Programming
Hardware Support for NVM Programming 1 Outline Ordering Transactions Write endurance 2 Volatile Memory Ordering Write-back caching Improves performance Reorders writes to DRAM STORE A STORE B CPU CPU B
More informationSTORAGE LATENCY x. RAMAC 350 (600 ms) NAND SSD (60 us)
1 STORAGE LATENCY 2 RAMAC 350 (600 ms) 1956 10 5 x NAND SSD (60 us) 2016 COMPUTE LATENCY 3 RAMAC 305 (100 Hz) 1956 10 8 x 1000x CORE I7 (1 GHZ) 2016 NON-VOLATILE MEMORY 1000x faster than NAND 3D XPOINT
More informationAerie: Flexible File-System Interfaces to Storage-Class Memory [Eurosys 2014] Operating System Design Yongju Song
Aerie: Flexible File-System Interfaces to Storage-Class Memory [Eurosys 2014] Operating System Design Yongju Song Outline 1. Storage-Class Memory (SCM) 2. Motivation 3. Design of Aerie 4. File System Features
More informationSoftWrAP: A Lightweight Framework for Transactional Support of Storage Class Memory
SoftWrAP: A Lightweight Framework for Transactional Support of Storage Class Memory Ellis Giles Rice University Houston, Texas erg@rice.edu Kshitij Doshi Intel Corp. Portland, OR kshitij.a.doshi@intel.com
More informationRethink the Sync 황인중, 강윤지, 곽현호. Embedded Software Lab. Embedded Software Lab.
1 Rethink the Sync 황인중, 강윤지, 곽현호 Authors 2 USENIX Symposium on Operating System Design and Implementation (OSDI 06) System Structure Overview 3 User Level Application Layer Kernel Level Virtual File System
More informationDHTM: Durable Hardware Transactional Memory
DHTM: Durable Hardware Transactional Memory Arpit Joshi, Vijay Nagarajan, Marcelo Cintra, Stratis Viglas ISCA 2018 is here!2 is here!2 Systems LLC!3 Systems - Non-volatility over the memory bus - Load/Store
More informationSoft Updates Made Simple and Fast on Non-volatile Memory
Soft Updates Made Simple and Fast on Non-volatile Memory Mingkai Dong, Haibo Chen Institute of Parallel and Distributed Systems, Shanghai Jiao Tong University @ NVMW 18 Non-volatile Memory (NVM) ü Non-volatile
More informationCS 318 Principles of Operating Systems
CS 318 Principles of Operating Systems Fall 2017 Lecture 17: File System Crash Consistency Ryan Huang Administrivia Lab 3 deadline Thursday Nov 9 th 11:59pm Thursday class cancelled, work on the lab Some
More informationUsing Memory-Style Storage to Support Fault Tolerance in Data Centers
Using Memory-Style Storage to Support Fault Tolerance in Data Centers Xiao Liu Qing Yi Jishen Zhao University of California at Santa Cruz, University of Colorado Colorado Springs {xiszishu,jishen.zhao}@ucsc.edu,
More informationSOLVING THE DRAM SCALING CHALLENGE: RETHINKING THE INTERFACE BETWEEN CIRCUITS, ARCHITECTURE, AND SYSTEMS
SOLVING THE DRAM SCALING CHALLENGE: RETHINKING THE INTERFACE BETWEEN CIRCUITS, ARCHITECTURE, AND SYSTEMS Samira Khan MEMORY IN TODAY S SYSTEM Processor DRAM Memory Storage DRAM is critical for performance
More informationNon-Volatile Memory Through Customized Key-Value Stores
Non-Volatile Memory Through Customized Key-Value Stores Leonardo Mármol 1 Jorge Guerra 2 Marcos K. Aguilera 2 1 Florida International University 2 VMware L. Mármol, J. Guerra, M. K. Aguilera (FIU and VMware)
More informationPASTE: A Networking API for Non-Volatile Main Memory
PASTE: A Networking API for Non-Volatile Main Memory Michio Honda (NEC Laboratories Europe) Lars Eggert (NetApp) Douglas Santry (NetApp) TSVAREA@IETF 99, Prague May 22th 2017 More details at our HotNets
More informationAccessing NVM Locally and over RDMA Challenges and Opportunities
Accessing NVM Locally and over RDMA Challenges and Opportunities Wendy Elsasser Megan Grodowitz William Wang MSST - May 2018 Emerging NVM A wide variety of technologies with varied characteristics Address
More informationNVthreads: Practical Persistence for Multi-threaded Applications
NVthreads: Practical Persistence for Multi-threaded Applications Terry Hsu*, Purdue University Helge Brügner*, TU München Indrajit Roy*, Google Inc. Kimberly Keeton, Hewlett Packard Labs Patrick Eugster,
More informationThe SNIA NVM Programming Model: Latest Developments and Challenges. Andy Rudoff, Intel Corporation
The SNIA NVM Programming Model: Latest Developments and Challenges Andy Rudoff, Intel Corporation Programming Model Four meanings (at least) 2 Programming Model: SW Interface to HW Core L1 L1 L2 Core L1
More informationPersistent Memory. High Speed and Low Latency. White Paper M-WP006
Persistent Memory High Speed and Low Latency White Paper M-WP6 Corporate Headquarters: 3987 Eureka Dr., Newark, CA 9456, USA Tel: (51) 623-1231 Fax: (51) 623-1434 E-mail: info@smartm.com Customer Service:
More informationEnergy Aware Persistence: Reducing Energy Overheads of Memory-based Persistence in NVMs
Energy Aware Persistence: Reducing Energy Overheads of Memory-based Persistence in NVMs Sudarsun Kannan College of Computing, Georgia Tech sudarsun@gatech.edu Moinuddin Qureshi School of ECE, Georgia Tech
More informationLoose-Ordering Consistency for Persistent Memory
Loose-Ordering Consistency for Persistent Memory Youyou Lu, Jiwu Shu, Long Sun and Onur Mutlu Department of Computer Science and Technology, Tsinghua University, Beijing, China State Key Laboratory of
More informationCaching and reliability
Caching and reliability Block cache Vs. Latency ~10 ns 1~ ms Access unit Byte (word) Sector Capacity Gigabytes Terabytes Price Expensive Cheap Caching disk contents in RAM Hit ratio h : probability of
More informationDesigning a True Direct-Access File System with DevFS
Designing a True Direct-Access File System with DevFS Sudarsun Kannan, Andrea Arpaci-Dusseau, Remzi Arpaci-Dusseau University of Wisconsin-Madison Yuangang Wang, Jun Xu, Gopinath Palani Huawei Technologies
More informationLecture 21: Logging Schemes /645 Database Systems (Fall 2017) Carnegie Mellon University Prof. Andy Pavlo
Lecture 21: Logging Schemes 15-445/645 Database Systems (Fall 2017) Carnegie Mellon University Prof. Andy Pavlo Crash Recovery Recovery algorithms are techniques to ensure database consistency, transaction
More informationSAY-Go: Towards Transparent and Seamless Storage-As-You-Go with Persistent Memory
SAY-Go: Towards Transparent and Seamless Storage-As-You-Go with Persistent Memory Hyeonho Song, Sam H. Noh UNIST HotStorage 2018 Contents Persistent Memory Motivation SAY-Go Design Implementation Evaluation
More informationThyNVM. Enabling So1ware- Transparent Crash Consistency In Persistent Memory Systems
ThyNVM Enabling So1ware- Transparent Crash Consistency In Persistent Memory Systems Jinglei Ren, Jishen Zhao, Samira Khan, Jongmoo Choi, Yongwei Wu, and Onur Mutlu TWO- LEVEL STORAGE MODEL MEMORY CPU STORAGE
More informationNVMFS: A New File System Designed Specifically to Take Advantage of Nonvolatile Memory
NVMFS: A New File System Designed Specifically to Take Advantage of Nonvolatile Memory Dhananjoy Das, Sr. Systems Architect SanDisk Corp. 1 Agenda: Applications are KING! Storage landscape (Flash / NVM)
More informationWindows Support for PM. Tom Talpey, Microsoft
Windows Support for PM Tom Talpey, Microsoft Agenda Industry Standards Support PMDK Open Source Support Hyper-V Support SQL Server Support Storage Spaces Direct Support SMB3 and RDMA Support 2 Windows
More informationBenchmark: In-Memory Database System (IMDS) Deployed on NVDIMM
Benchmark: In-Memory Database System (IMDS) Deployed on NVDIMM Presented by Steve Graves, McObject and Jeff Chang, AgigA Tech Santa Clara, CA 1 The Problem: Memory Latency NON-VOLATILE MEMORY HIERARCHY
More informationLazy Persistency: a High-Performing and Write-Efficient Software Persistency Technique
Lazy Persistency: a High-Performing and Write-Efficient Software Persistency Technique Mohammad Alshboul, James Tuck, and Yan Solihin Email: maalshbo@ncsu.edu ARPERS Research Group Introduction Future
More informationLoose-Ordering Consistency for Persistent Memory
Loose-Ordering Consistency for Persistent Memory Youyou Lu 1, Jiwu Shu 1, Long Sun 1, Onur Mutlu 2 1 Tsinghua University 2 Carnegie Mellon University Summary Problem: Strict write ordering required for
More informationLeave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach
Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach Chun-Hao Lai Jishen Zhao Chia-Lin Yang National Taiwan University, University of California, Santa Cruz, Academia
More informationarxiv: v1 [cs.dc] 3 Jan 2019
A Secure and Persistent Memory System for Non-volatile Memory Pengfei Zuo *, Yu Hua *, Yuan Xie * Huazhong University of Science and Technology University of California, Santa Barbara arxiv:1901.00620v1
More informationHandout 4 Memory Hierarchy
Handout 4 Memory Hierarchy Outline Memory hierarchy Locality Cache design Virtual address spaces Page table layout TLB design options (MMU Sub-system) Conclusion 2012/11/7 2 Since 1980, CPU has outpaced
More informationNew Abstractions for Fast Non-Volatile Storage
New Abstractions for Fast Non-Volatile Storage Joel Coburn, Adrian Caulfield, Laura Grupp, Ameen Akel, Steven Swanson Non-volatile Systems Laboratory Department of Computer Science and Engineering University
More informationSpring 2018 :: CSE 502. Cache Design Basics. Nima Honarmand
Cache Design Basics Nima Honarmand Storage Hierarchy Make common case fast: Common: temporal & spatial locality Fast: smaller, more expensive memory Bigger Transfers Registers More Bandwidth Controlled
More informationCrash Consistency: FSCK and Journaling. Dongkun Shin, SKKU
Crash Consistency: FSCK and Journaling 1 Crash-consistency problem File system data structures must persist stored on HDD/SSD despite power loss or system crash Crash-consistency problem The system may
More informationWindows Support for PM. Tom Talpey, Microsoft
Windows Support for PM Tom Talpey, Microsoft Agenda Windows and Windows Server PM Industry Standards Support PMDK Support Hyper-V PM Support SQL Server PM Support Storage Spaces Direct PM Support SMB3
More informationWhat You can Do with NVDIMMs. Rob Peglar President, Advanced Computation and Storage LLC
What You can Do with NVDIMMs Rob Peglar President, Advanced Computation and Storage LLC A Fundamental Change Requires An Ecosystem Windows Server 2016 Windows 10 Pro for Workstations Linux Kernel 4.2 and
More informationOvercoming System Memory Challenges with Persistent Memory and NVDIMM-P
Overcoming System Memory Challenges with Persistent Memory and NVDIMM-P JEDEC Server Forum 2017 Bill Gervasi, Discobolus Designs Copyright 2017 Jonathan Hinkle, Lenovo Datacenter Research and Technology
More informationSoftware Design for Persistent Memory Systems. Howard Chu CTO, Symas Corp
Software Design for Persistent Memory Systems Howard Chu CTO, Symas Corp. hyc@symas.com 2018-03-07 Personal Intro Howard Chu Founder and CTO Symas Corp. Developing Free/Open Source software since 1980s
More informationPCIe Storage Beyond SSDs
PCIe Storage Beyond SSDs Fabian Trumper NVM Solutions Group PMC-Sierra Santa Clara, CA 1 Classic Memory / Storage Hierarchy FAST, VOLATILE CPU Cache DRAM Performance Gap Performance Tier (SSDs) SLOW, NON-VOLATILE
More informationJournaling. CS 161: Lecture 14 4/4/17
Journaling CS 161: Lecture 14 4/4/17 In The Last Episode... FFS uses fsck to ensure that the file system is usable after a crash fsck makes a series of passes through the file system to ensure that metadata
More informationJOURNALING techniques have been widely used in modern
IEEE TRANSACTIONS ON COMPUTERS, VOL. XX, NO. X, XXXX 2018 1 Optimizing File Systems with a Write-efficient Journaling Scheme on Non-volatile Memory Xiaoyi Zhang, Dan Feng, Member, IEEE, Yu Hua, Senior
More informationSoft Updates Made Simple and Fast on Non-volatile Memory
Soft Updates Made Simple and Fast on Non-volatile Memory Mingkai Dong and Haibo Chen, Institute of Parallel and Distributed Systems, Shanghai Jiao Tong University https://www.usenix.org/conference/atc7/technical-sessions/presentation/dong
More informationBlurred Persistence in Transactional Persistent Memory
Blurred Persistence in Transactional Persistent Memory Youyou Lu, Jiwu Shu, Long Sun Tsinghua University Overview Problem: high performance overhead in ensuring storage consistency of persistent memory
More informationSpring 2016 :: CSE 502 Computer Architecture. Caches. Nima Honarmand
Caches Nima Honarmand Motivation 10000 Performance 1000 100 10 Processor Memory 1 1985 1990 1995 2000 2005 2010 Want memory to appear: As fast as CPU As large as required by all of the running applications
More informationDisclaimer This presentation may contain product features that are currently under development. This overview of new technology represents no commitme
FUT3040BU Storage at Memory Speed: Finally, Nonvolatile Memory Is Here Rajesh Venkatasubramanian, VMware, Inc Richard A Brunner, VMware, Inc #VMworld #FUT3040BU Disclaimer This presentation may contain
More informationPersistent Memory: The Value to HPC and the Challenges
Persistent Memory: The Value to HPC and the Challenges November 12, 2017 Andy Rudoff Principal Engineer, NVM Software Intel Corporation Data Center Group Intel Persistent Memory New Type of Memory Persistent,
More informationLecture 17 Introduction to Memory Hierarchies" Why it s important " Fundamental lesson(s)" Suggested reading:" (HP Chapter
Processor components" Multicore processors and programming" Processor comparison" vs." Lecture 17 Introduction to Memory Hierarchies" CSE 30321" Suggested reading:" (HP Chapter 5.1-5.2)" Writing more "
More informationChapter 16: Recovery System. Chapter 16: Recovery System
Chapter 16: Recovery System Database System Concepts, 6 th Ed. See www.db-book.com for conditions on re-use Chapter 16: Recovery System Failure Classification Storage Structure Recovery and Atomicity Log-Based
More informationHybrid Memory Platform
Hybrid Memory Platform Kenneth Wright, Sr. Driector Rambus / Emerging Solutions Division Join the Conversation #OpenPOWERSummit 1 Outline The problem / The opportunity Project goals Roadmap - Sub-projects/Tracks
More informationRecoverability. Kathleen Durant PhD CS3200
Recoverability Kathleen Durant PhD CS3200 1 Recovery Manager Recovery manager ensures the ACID principles of atomicity and durability Atomicity: either all actions in a transaction are done or none are
More informationCaches. Hiding Memory Access Times
Caches Hiding Memory Access Times PC Instruction Memory 4 M U X Registers Sign Ext M U X Sh L 2 Data Memory M U X C O N T R O L ALU CTL INSTRUCTION FETCH INSTR DECODE REG FETCH EXECUTE/ ADDRESS CALC MEMORY
More informationDatabase Technology. Topic 11: Database Recovery
Topic 11: Database Recovery Olaf Hartig olaf.hartig@liu.se Types of Failures Database may become unavailable for use due to: Transaction failures e.g., incorrect input, deadlock, incorrect synchronization
More informationDistributed Shared Persistent Memory
Distributed Shared Persistent Memory (SoCC 17) Yizhou Shan, Yiying Zhang Persistent Memory (PM/NVM) Byte Addressable Persistent CPU Cache Low Latency Capacity Cost effective PM DRAM 2 Many PM Work, but
More informationMoneta: A High-performance Storage Array Architecture for Nextgeneration, Micro 2010
Moneta: A High-performance Storage Array Architecture for Nextgeneration, Non-volatile Memories Micro 2010 NVM-based SSD NVMs are replacing spinning-disks Performance of disks has lagged NAND flash showed
More informationFlash Memory Summit Persistent Memory - NVDIMMs
Flash Memory Summit 2018 Persistent Memory - NVDIMMs Contents Persistent Memory Overview NVDIMM Conclusions 2 Persistent Memory Memory & Storage Convergence Today Volatile and non-volatile technologies
More informationDisclaimer This presentation may contain product features that are currently under development. This overview of new technology represents no commitme
SER2734BU Extreme Performance Series: Byte-Addressable Nonvolatile Memory in vsphere VMworld 2017 Content: Not for publication Qasim Ali and Praveen Yedlapalli #VMworld #SER2734BU Disclaimer This presentation
More informationMANAGING MULTI-TIERED NON-VOLATILE MEMORY SYSTEMS FOR COST AND PERFORMANCE 8/9/16
MANAGING MULTI-TIERED NON-VOLATILE MEMORY SYSTEMS FOR COST AND PERFORMANCE 8/9/16 THE DATA CHALLENGE Performance Improvement (RelaLve) 4.4 ZB Total data created, replicated, and consumed in a single year
More informationEmerging NVM Memory Technologies
Emerging NVM Memory Technologies Yuan Xie Associate Professor The Pennsylvania State University Department of Computer Science & Engineering www.cse.psu.edu/~yuanxie yuanxie@cse.psu.edu Position Statement
More informationLast Class Carnegie Mellon Univ. Dept. of Computer Science /615 - DB Applications
Last Class Carnegie Mellon Univ. Dept. of Computer Science 15-415/615 - DB Applications Basic Timestamp Ordering Optimistic Concurrency Control Multi-Version Concurrency Control C. Faloutsos A. Pavlo Lecture#23:
More informationext3 Journaling File System
ext3 Journaling File System absolute consistency of the filesystem in every respect after a reboot, with no loss of existing functionality chadd williams SHRUG 10/05/2001 Contents Design Goals File System
More informationCSE502: Computer Architecture CSE 502: Computer Architecture
CSE 502: Computer Architecture Memory Hierarchy & Caches Motivation 10000 Performance 1000 100 10 Processor Memory 1 1985 1990 1995 2000 2005 2010 Want memory to appear: As fast as CPU As large as required
More informationCreating Storage Class Persistent Memory With NVDIMM
Creating Storage Class Persistent Memory With NVDIMM PAUL SWEERE Vice President, Engineering paul.sweere@vikingtechnology.com MEMORY/STORAGE HIERARCHY Data-Intensive Applications Need Fast Access To Storage
More informationAdvanced file systems: LFS and Soft Updates. Ken Birman (based on slides by Ben Atkin)
: LFS and Soft Updates Ken Birman (based on slides by Ben Atkin) Overview of talk Unix Fast File System Log-Structured System Soft Updates Conclusions 2 The Unix Fast File System Berkeley Unix (4.2BSD)
More informationUnioning of the Buffer Cache and Journaling Layers with Non-volatile Memory. Hyokyung Bahn (Ewha University)
Unioning of the Buffer Cache and Journaling Layers with Non-volatile Memory Hyokyung Bahn (Ewha University) Contents Reliability issues in storage systems Consistency problem Journaling techniques Consistency
More informationDatabase Recovery. Haengrae Cho Yeungnam University. Database recovery. Introduction to Database Systems
Database Recovery Haengrae Cho Yeungnam University Database recovery. Introduction to Database Systems Report Yeungnam University, Database Lab. Chapter 1-1 1. Introduction to Database Recovery 2. Recovery
More information* Contributed while interning at SAP. September 1 st, 2017 PUBLIC
Adaptive Recovery for SCM-Enabled Databases Ismail Oukid (TU Dresden & SAP), Daniel Bossle* (SAP), Anisoara Nica (SAP), Peter Bumbulis (SAP), Wolfgang Lehner (TU Dresden), Thomas Willhalm (Intel) * Contributed
More informationFile Systems: Consistency Issues
File Systems: Consistency Issues File systems maintain many data structures Free list/bit vector Directories File headers and inode structures res Data blocks File Systems: Consistency Issues All data
More informationOperating Systems. File Systems. Thomas Ropars.
1 Operating Systems File Systems Thomas Ropars thomas.ropars@univ-grenoble-alpes.fr 2017 2 References The content of these lectures is inspired by: The lecture notes of Prof. David Mazières. Operating
More informationEECS151/251A Spring 2018 Digital Design and Integrated Circuits. Instructors: John Wawrzynek and Nick Weaver. Lecture 19: Caches EE141
EECS151/251A Spring 2018 Digital Design and Integrated Circuits Instructors: John Wawrzynek and Nick Weaver Lecture 19: Caches Cache Introduction 40% of this ARM CPU is devoted to SRAM cache. But the role
More informationAdapted from instructor s supplementary material from Computer. Patterson & Hennessy, 2008, MK]
Lecture 17 Adapted from instructor s supplementary material from Computer Organization and Design, 4th Edition, Patterson & Hennessy, 2008, MK] SRAM / / Flash / RRAM / HDD SRAM / / Flash / RRAM/ HDD SRAM
More informationIntroduction. Storage Failure Recovery Logging Undo Logging Redo Logging ARIES
Introduction Storage Failure Recovery Logging Undo Logging Redo Logging ARIES Volatile storage Main memory Cache memory Nonvolatile storage Stable storage Online (e.g. hard disk, solid state disk) Transaction
More informationBzTree: A High-Performance Latch-free Range Index for Non-Volatile Memory
BzTree: A High-Performance Latch-free Range Index for Non-Volatile Memory JOY ARULRAJ JUSTIN LEVANDOSKI UMAR FAROOQ MINHAS PER-AKE LARSON Microsoft Research NON-VOLATILE MEMORY [NVM] PERFORMANCE DRAM VOLATILE
More informationVMware vsphere Virtualization of PMEM (PM) Richard A. Brunner, VMware
VMware vsphere Virtualization of PMEM (PM) Richard A. Brunner, VMware Disclaimer This presentation may contain product features that are currently under development. This overview of new technology represents
More informationPersistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network
Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network Xing Hu Matheus Ogleari Jishen Zhao Shuangchen Li Abanti Basak Yuan Xie University of California, Santa Barbara,
More informationCache and Memory. CS230 Tutorial 07
Cache and Memory CS230 Tutorial 07 Cache Overview Memory Hierarchy Blocks rom fastest and most expensive to slowest and least expensive astest memory is smallest and closest to CPU Slowest memory is largest
More informationAccelerating Microsoft SQL Server Performance With NVDIMM-N on Dell EMC PowerEdge R740
Accelerating Microsoft SQL Server Performance With NVDIMM-N on Dell EMC PowerEdge R740 A performance study with NVDIMM-N Dell EMC Engineering September 2017 A Dell EMC document category Revisions Date
More informationUser Perspective. Module III: System Perspective. Module III: Topics Covered. Module III Overview of Storage Structures, QP, and TM
Module III Overview of Storage Structures, QP, and TM Sharma Chakravarthy UT Arlington sharma@cse.uta.edu http://www2.uta.edu/sharma base Management Systems: Sharma Chakravarthy Module I Requirements analysis
More informationStrata: A Cross Media File System. Youngjin Kwon, Henrique Fingler, Tyler Hunt, Simon Peter, Emmett Witchel, Thomas Anderson
A Cross Media File System Youngjin Kwon, Henrique Fingler, Tyler Hunt, Simon Peter, Emmett Witchel, Thomas Anderson 1 Let s build a fast server NoSQL store, Database, File server, Mail server Requirements
More informationThe transaction. Defining properties of transactions. Failures in complex systems propagate. Concurrency Control, Locking, and Recovery
Failures in complex systems propagate Concurrency Control, Locking, and Recovery COS 418: Distributed Systems Lecture 17 Say one bit in a DRAM fails: flips a bit in a kernel memory write causes a kernel
More informationMoneta: A High-Performance Storage Architecture for Next-generation, Non-volatile Memories
Moneta: A High-Performance Storage Architecture for Next-generation, Non-volatile Memories Adrian M. Caulfield Arup De, Joel Coburn, Todor I. Mollov, Rajesh K. Gupta, Steven Swanson Non-Volatile Systems
More informationCS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2017 Lecture 15
CS24: INTRODUCTION TO COMPUTING SYSTEMS Spring 2017 Lecture 15 LAST TIME: CACHE ORGANIZATION Caches have several important parameters B = 2 b bytes to store the block in each cache line S = 2 s cache sets
More informationGPUfs: Integrating a file system with GPUs
GPUfs: Integrating a file system with GPUs Mark Silberstein (UT Austin/Technion) Bryan Ford (Yale), Idit Keidar (Technion) Emmett Witchel (UT Austin) 1 Traditional System Architecture Applications OS CPU
More informationCSE Memory Hierarchy Design Ch. 5 (Hennessy and Patterson)
CSE 4201 Memory Hierarchy Design Ch. 5 (Hennessy and Patterson) Memory Hierarchy We need huge amount of cheap and fast memory Memory is either fast or cheap; never both. Do as politicians do: fake it Give
More informationFlexible Architecture Research Machine (FARM)
Flexible Architecture Research Machine (FARM) RAMP Retreat June 25, 2009 Jared Casper, Tayo Oguntebi, Sungpack Hong, Nathan Bronson Christos Kozyrakis, Kunle Olukotun Motivation Why CPUs + FPGAs make sense
More informationBIBIM: A Prototype Multi-Partition Aware Heterogeneous New Memory
HotStorage 18 BIBIM: A Prototype Multi-Partition Aware Heterogeneous New Memory Gyuyoung Park 1, Miryeong Kwon 1, Pratyush Mahapatra 2, Michael Swift 2, and Myoungsoo Jung 1 Yonsei University Computer
More informationMultiprocessor Synchronization
Multiprocessor Systems Memory Consistency In addition, read Doeppner, 5.1 and 5.2 (Much material in this section has been freely borrowed from Gernot Heiser at UNSW and from Kevin Elphinstone) MP Memory
More informationRethink the Sync. Abstract. 1 Introduction
Rethink the Sync Edmund B. Nightingale, Kaushik Veeraraghavan, Peter M. Chen, and Jason Flinn Department of Electrical Engineering and Computer Science University of Michigan Abstract We introduce external
More informationPASTE: A Network Programming Interface for Non-Volatile Main Memory
PASTE: A Network Programming Interface for Non-Volatile Main Memory Michio Honda (NEC Laboratories Europe) Giuseppe Lettieri (Università di Pisa) Lars Eggert and Douglas Santry (NetApp) USENIX NSDI 2018
More informationRemote Persistent Memory SNIA Nonvolatile Memory Programming TWG
Remote Persistent Memory SNIA Nonvolatile Memory Programming TWG Tom Talpey Microsoft 2018 Storage Developer Conference. SNIA. All Rights Reserved. 1 Outline SNIA NVMP TWG activities Remote Access for
More informationRedo Log Removal Mechanism for NVRAM Log Buffer
Redo Log Removal Mechanism for NVRAM Log Buffer 2009/10/20 Kyoung-Gu Woo, Heegyu Jin Advanced Software Research Laboratories SAIT, Samsung Electronics Contents Background Basic Philosophy Proof of Correctness
More informationCOS 318: Operating Systems. NSF, Snapshot, Dedup and Review
COS 318: Operating Systems NSF, Snapshot, Dedup and Review Topics! NFS! Case Study: NetApp File System! Deduplication storage system! Course review 2 Network File System! Sun introduced NFS v2 in early
More information