Managing Logical Processors on the IBM eserver zseries z990

Size: px
Start display at page:

Download "Managing Logical Processors on the IBM eserver zseries z990"

Transcription

1 Managing Logical Processors on the IBM eserver zseries z990 The z990 is the first zseries processor to implement a multibook architecture. This article provides some suggestions on logical CP assignment which may help to optimize the capacity of a z990 as a result of this multibook implementation. Each book of a z990 contains up to 8 user definable CPs, a level 1 cache for each CP and a level 2 cache as well as memory. A single book CEC is called an A08, a two book CEC is called a B16, a three book CEC is called a C24 and a four book CEC is called a D32. Changes have been made to the PR/SM TM hipervisor to optimize the capacity of this environment. Complete details of these changes can be found in the IBM Research and Development article titled Logical Partition Mode Physical Resource Management on the IBM eserver z990 at the following URL: An understanding of the z990 s multibook architecture and the method in which logical CPs are assigned to a partition has led to a new recommendation on assigning logical CPs to a partition. The reasons for these changes are outlined below. Optimizing Primary Book Assignments on a z990 In a partition environment the user must assign the number of logical CPs to each LPAR. Using this information the hipervisor will assign logical CPs to physical CPs of a home book. Ideally, all of the logical CPU affinities for a logical partition are established on the same book. There are several different goals of varying importance the hipervisor considers when evaluating potential solutions. The following goals are applied to the allocation of resources, listed from highest to lowest priority: 1. Logical CPUs should be distributed as evenly as possible across the available physical CPUs so the maximum utilization of physical CPUs is achieved. 2. Logical CPUs with the same logical partition should be concentrated on the smallest number of books possible in order to minimize cross-book cache interrogation overhead. 3. The degree to which the logical CPUs and memory of the logical partition are on the same book should be maximized. 4. A best-fit solution is preferred to a most available solution. A best-fit solution is one with the smallest amount of resource in excess of what is required. For example a single partition needs 2 Gbytes of memory. There are two books with available memory, the first book has 3 Gbytes of available memory while the Managing Logical Processors on the z990 Page 1

2 second book has 10 Gbytes of available memory. The first book is selected as the best fit solution. A solution with the greatest amount of resource in excess of what is required is said to be the most available solution. Consistent choice of a best-fit solution over a most available solution provides the greatest likelihood subsequent requests will find enough resource available. For each logical partition, each potential solution is identified and evaluated with respect to the degree to which it satisfies all of the goals at partition activation time. The most highly valued solution is then implemented. Logical CPUs to which physical CPUs are dedicated have a hard affinity for those CPUs because they are always dispatched on only the physical CPUs dedicated to them. Shared logical CPUs have a soft affinity for the nondedicated physical CPUs on whatever book has been chosen. If they cannot be dispatched on those physical CPUs at any particular time, others in the system on a nonpreferred book are considered. Reoptimizing primary book assignments on the z990 system Once established, physical CPU affinity for a dedicated logical CPU cannot change because the hipervisor does not have the ability to rededicate a different physical CPU transparent to the logical partition. Shared logical CPU affinities determined to be optimal at logical partition activation may require reevaluation when the availability and usage of system resources change. Since the distribution of logical CPU weights among other logical partitions can affect the optimum affinity for any particular logical partition, an occurrence necessitating reoptimization generally affects all currently active logical partitions using shared logical CPUs. The following events require reoptimization: 1. Configure ON of additional physical CPUs, as for concurrent capacity backup (CBU). 2. Configure OFF of physical CPUs, as for concurrent CBU undo. 3. Dedication of a physical CPU to a logical CPU if the dedication reduces the number of shared physical CPUs remaining on the book below the maximum number of logical CPUs with affinity to that book. The reoptimization is done for any logical partition with shared logical CPUs. 4. Checkstop of a physical CPU when no spare is available on the system. 5. Transparent sparing of a checkstopped physical CPU when the CPU brought into the configuration comes from a book different from the one containing the broken CPU. 6. Logical partition activation of shared logical partitions so the distribution of shared weights can be equalized among all of the books. 7. Configure ON of a shared logical CPU. Reoptimization is limited to the logical CPUs of the initiating logical partition to avoid excessive churning of remaining logical partitions. Managing Logical Processors on the z990 Page 2

3 User Influence on the Hipervisor Optimization The PR/SM TM hipervisor optimization shields the user from being concerned with the placement of logical CPs in specific books. Installations, and the methods they use to activate partitions, may influence the results of this optimization. Increased care in the method of partition activation may help insure an optimal solution. This document will describe new recommendations for defining shared logical CPs to provide better input to the hipervisor optimization process. Let s review the method to define logical CPs to a partition. Using the LPAR Activation Panel on the HMC the user defines both an INITIAL and RESERVED number of logical CPs. The INITIAL field identifies the number of logical CPs available to the partition. This value is used in the hipervisor optimization process. This value can range from a minimum of 1 to a maximum of the number of purchased processors. The RESERVED field identifies the potential number of logical CPs which can be added to a partition after activation. Users wishing to bring on an available reserved CP would use the MVS CF online command. This value can range from 0 to the total number of potential processors minus the value specified in the initial field. The screen below is a sample of the HMC panel showing the INITIAL and RESERVED fields. Your screen may differ depending on the machine model and microcode level. Managing Logical Processors on the z990 Page 3

4 This document will discuss a common technique used when activating partitions. The document will offer recommendations on alternative approaches for partition activation. Recommendations for both IRD and non-ird environments will be offered. Activation Method for Maximum Flexibility A popular technique is allowing a partition to have access to all of the physical CPs in a CEC and then using automation or operator commands to configure off logical CPs to a number more in line with the capacity requirements. IRD will also follow this approach, bringing all logical CPs online as defined by the INITIAL value. IRD will then vary off excess CPs to match the resource requirements. With an increased understanding of the partition optimization process a better approach is to set the INITIAL field equal to the number of CPs required to support the peak capacity. Additional installed CPs defined in the RESERVED field can still be added dynamically to the partition using the MVS CF command. As an example, assume a is defined using a four book configuration. This processor, because of the 4 book configuration, could eventually be upgraded to a Managing Logical Processors on the z990 Page 4

5 maximum of 32 CPs. For this example assume the processor will support two partitions and each requires 50% of the currently installed 16 CPs. Current configuration technique: With the configuration described above the following details the operational process used to activate and IPL the partitions in the current procedure. 1. Define each partition with an INITIAL CP value of 16 and a RESERVED value of Activate each partition 3. The partitions after IPL will have 16 logical CPs online. Operations will then configure off 6 logical CPs to create a partition with 10 logical CPs online. Eight are required to support the 50% requirement, while the additional 2 are online to support any spike in CP demand. 4. Configure online the currently installed 6 logical CPs if needed 5. Sixteen additional CPs could be configured online to the partition if they were physically enabled. Recommended configuration technique: Because of the multi-book configuration, and with knowledge of the partition optimization, a better method of activating the environment is described below. 1. Define each partition with an INITIAL CP value of 10 and a RESERVED value of Activate each partition 3. The partition after IPL will have 10 logical CPs online. Eight are required to support the 50% requirement, while the additional 2 are online to support a spike in CP demand. 4. Six additional CPs could be configured online if an abnormal situation required the additional capacity while an additional 16 could be configured online if they were physically enabled. This technique should be used when defining general purpose CPs and zaaps. On the HMC zaaps are called IFAs. The major difference in these techniques is you want the initial definition to more closely match the actual configuration. IRD Recommendations IRD Vary CPU Management provides the capability to allow WLM to configure CPs online and offline to a partition to meet the CPU capacity requirements. IRD will manage the number of online CPs defined in the INITIAL field, as well as any CPs which have been manually configured online by the operator. Existing IRD documentation suggests IRD users place all available CPs into the INITIAL field. This would have the benefit of giving the most control to IRD to manage CPs. These recommendations were made concurrent with the introduction of the z900. The Managing Logical Processors on the z990 Page 5

6 z990 is the first multi-book processors and as a result of the optimization done at partition activation a change in the previous recommendations is warranted. IRD users are urged to make the INITIAL values equal to the number of online logical CPs required to meet peak processor demand. This will allow the hipervisor to get a better view of the true resource requirements and aid the optimization in reaching a preferred solution. Conclusions The hipervisor provides a sophisticated set of algorithms to optimize the placement of logical CPs into the appropriate books. These new recommendations have the potential to help with this optimization as the INITIAL CP configuration will more closely match the number of processors being used versus an artificially high value used only until the IPL process is complete. Artificially high values could result in configurations which are not ideal. Simple changes in partition activation management will provide a clearer view of required resources resulting in more optimal logical CP assignments. These recommendations are made for the IBM eserver zseries z990 processor only. The hipervisor optimization process has been enhanced on the System z9 and should not require adherence to this recommendation. Special Notices: The information contained in this document has not been submitted to any formal IBM test and is distributed on as as is basis without any warranty either expressed or implied. The use of this information or the implementation of any of these techniques is a customer responsibility and depends on the customer s ability to evaluate and integrate them into the customer s operational environment. While each item may have been reviewed by IBM for accuracy in a specific situation, there is no guarantee the same or similar results will be obtained elsewhere. Customers attempting to adapt these techniques to their environment do so at their own risk. Performance data contained in this document was determined in a controlled environment with no other processing occurring and do not represent actual field measurement; therefore, the results which may be obtained in other operating environments may vary significantly. No commitment as to your ability to obtain comparable results is in any way intended or made by this release of information. Managing Logical Processors on the z990 Page 6

LPARs revisited. LPARs revisited. Jan Tits - STG. Thanks to Harv Emery and Jerry Moody IBM Corporation

LPARs revisited. LPARs revisited. Jan Tits - STG. Thanks to Harv Emery and Jerry Moody IBM Corporation LPARs revisited LPARs revisited Jan Tits - STG jantits@be.ibm.com Thanks to Harv Emery and Jerry Moody Agenda 2 What are logical partitions Divides physical resources of a single zseries machine amongst

More information

HiperDispatch Logical Processors and Weight Management

HiperDispatch Logical Processors and Weight Management HiperDispatch Logical Processors and Weight Management Fabio Massimo Ottaviani EPV Technologies August 2008 1 Introduction In the last few years, the power and number of the physical processors available

More information

Introduction to HiperDispatch Management Mode with z10 1

Introduction to HiperDispatch Management Mode with z10 1 Introduction to HiperDispatch Management Mode with z10 1 Donald R. Deese Computer Management Sciences, Inc. Hartfield, Virginia 23071-3113 HiperDispatch was introduced with IBM s z10 server, and is available

More information

IBM p5 and pseries Enterprise Technical Support AIX 5L V5.3. Download Full Version :

IBM p5 and pseries Enterprise Technical Support AIX 5L V5.3. Download Full Version : IBM 000-180 p5 and pseries Enterprise Technical Support AIX 5L V5.3 Download Full Version : https://killexams.com/pass4sure/exam-detail/000-180 A. The LPAR Configuration backup is corrupt B. The LPAR Configuration

More information

Planning Considerations for Running zaap Work on ziips (ZAAPZIIP) IBM. Kathy Walsh IBM. Version Date: December 3, 2012

Planning Considerations for Running zaap Work on ziips (ZAAPZIIP) IBM. Kathy Walsh IBM. Version Date: December 3, 2012 Planning Considerations for Running zaap Work on ziips (ZAAPZIIP) IBM Kathy Walsh IBM Version Date: December 3, 2012 This document can be found on the web, www.ibm.com/support/techdocs Under the category

More information

Non IMS Performance PARMS

Non IMS Performance PARMS Non IMS Performance PARMS Dave Viguers dviguers@us.ibm.com Edited By: Riaz Ahmad IBM Washington Systems Center Copyright IBM Corporation 2008 r SMFPRMxx Check DDCONS Yes (default) causes SMF to consolidate

More information

Performance Impacts of Using Shared ICF CPs

Performance Impacts of Using Shared ICF CPs Performance Impacts of Using Shared ICF CPs Enhancements to the 9672 CMOS family included the introduction of Internal Coupling Facilities, (ICFs). ICFs are Processing Units (PUs) on a 9672, zseries, or

More information

Planning Considerations for HiperDispatch Mode Version 2 IBM. Steve Grabarits Gary King Bernie Pierce. Version Date: May 11, 2011

Planning Considerations for HiperDispatch Mode Version 2 IBM. Steve Grabarits Gary King Bernie Pierce. Version Date: May 11, 2011 Planning Considerations for HiperDispatch Mode Version 2 IBM Steve Grabarits Gary King Bernie Pierce Version Date: May 11, 2011 This document can be found on the web, www.ibm.com/support/techdocs Under

More information

IBM i5 iseries Technical Solutions Designer V5R3. Download Full Version :

IBM i5 iseries Technical Solutions Designer V5R3. Download Full Version : IBM 000-866 i5 iseries Technical Solutions Designer V5R3 Download Full Version : http://killexams.com/pass4sure/exam-detail/000-866 Answer: A QUESTION: 116 A customer's production and test environments

More information

z/os Performance: Capacity Planning Considerations for zaap Processors

z/os Performance: Capacity Planning Considerations for zaap Processors z/os Performance: Capacity Planning Considerations for zaap Processors White Paper November14, 2006 Version 1.6 Washington Systems Center Advanced Technical Support IBM Corporation, 2006 Capacity Planning

More information

System z: Checklist for Establishing Group Capacity Profiles

System z: Checklist for Establishing Group Capacity Profiles System z: Checklist for Establishing Group Capacity Profiles This document can be found on the web, ATS Author: Pedro Acosta Consulting IT Specialist pyacosta@us.ibm.com Co-Author: Toni Skrajnar Senior

More information

Chapter 8 Virtual Memory

Chapter 8 Virtual Memory Operating Systems: Internals and Design Principles Chapter 8 Virtual Memory Seventh Edition William Stallings Operating Systems: Internals and Design Principles You re gonna need a bigger boat. Steven

More information

System z Virtualization and Linux Workshop Bootcamp System z Hardware / Architecture

System z Virtualization and Linux Workshop Bootcamp System z Hardware / Architecture System z Virtualization and Workshop Bootcamp System z Unit 1: System z Virtualization Overview 1.1 - Hardware / Architecture 2007 IBM Corporation Mainframe Paradigm Mainframe original design point: Share

More information

z Processor Consumption Analysis Part 1, or What Is Consuming All The CPU?

z Processor Consumption Analysis Part 1, or What Is Consuming All The CPU? z Processor Consumption Analysis Part 1, or What Is Consuming All The CPU? Peter Enrico Email: Peter.Enrico@EPStrategies.com z/os Performance Education, Software, and Managed Service Providers Enterprise

More information

z/os Performance Hot Topics Bradley Snyder 2014 IBM Corporation

z/os Performance Hot Topics Bradley Snyder 2014 IBM Corporation z/os Performance Hot Topics Bradley Snyder Bradley.Snyder@us.ibm.com Agenda! Performance and Capacity Planning Topics Introduction of z Systems z13 Processor Overview of SMT CPUMF and HIS Support zpcr

More information

IBM p5 Virtualization Technical Support AIX 5L V5.3. Download Full Version :

IBM p5 Virtualization Technical Support AIX 5L V5.3. Download Full Version : IBM 000-062 p5 Virtualization Technical Support AIX 5L V5.3 Download Full Version : https://killexams.com/pass4sure/exam-detail/000-062 A. Virtual Ethernet B. Micro-Partitioning C. Virtual I/O Server D.

More information

Drive Sparing in EMC Symmetrix DMX-3 and DMX-4 Systems

Drive Sparing in EMC Symmetrix DMX-3 and DMX-4 Systems Applied Technology Abstract Drive sparing significantly increases data protection and availability. EMC Symmetrix systems support dynamic and permanent sparing. This white paper explains the benefits of

More information

Chapter 8 Virtual Memory

Chapter 8 Virtual Memory Operating Systems: Internals and Design Principles Chapter 8 Virtual Memory Seventh Edition William Stallings Modified by Rana Forsati for CSE 410 Outline Principle of locality Paging - Effect of page

More information

z/os Heuristic Conversion of CF Operations from Synchronous to Asynchronous Execution (for z/os 1.2 and higher) V2

z/os Heuristic Conversion of CF Operations from Synchronous to Asynchronous Execution (for z/os 1.2 and higher) V2 z/os Heuristic Conversion of CF Operations from Synchronous to Asynchronous Execution (for z/os 1.2 and higher) V2 z/os 1.2 introduced a new heuristic for determining whether it is more efficient in terms

More information

Enterprise Workload Manager Overview and Implementation

Enterprise Workload Manager Overview and Implementation Enterprise Workload Manager Overview and Implementation Silvio Sasso IBM ITS Delivery for z/os sisa@ch.ibm.com 2006 IBM Corporation Trademarks The following are trademarks of the International Business

More information

- Benchmark White Paper - Java CICS TS V2.2 Application

- Benchmark White Paper - Java CICS TS V2.2 Application - - Java CICS TS V2.2 Application Page 1/10 Table of Contents 1. Requirements 3 1.1 Application architecture 3 1.2 Project objectives 3 1.3 Technical configuration 4 1.3.1 Hardware and logical configuration

More information

WLM Quickstart Policy Update

WLM Quickstart Policy Update WLM Quickstart Policy Update Cheryl Watson Session 2541; SHARE 101 in Washington, D.C. August 12, 2003 Watson & Walker, Inc. publishers of Cheryl Watson s TUNING Letter & BoxScore WLM Quickstart Policy

More information

pseries Partitioning AIX 101 Jaqui Lynch USERblue 2004

pseries Partitioning AIX 101 Jaqui Lynch USERblue 2004 pseries Partitioning AIX 0 Jaqui Lynch USERblue 2004 Jaqui.lynch@mainline.com http://www.circle4.com/papers/ubaixpart04.pdf Agenda Partitioning Concepts Hardware Software Planning Hints and Tips References

More information

System i and System p. Creating a virtual computing environment

System i and System p. Creating a virtual computing environment System i and System p Creating a virtual computing environment System i and System p Creating a virtual computing environment Note Before using this information and the product it supports, read the information

More information

z/vm Data Collection for zpcr and zcp3000 Collecting the Right Input Data for a zcp3000 Capacity Planning Model

z/vm Data Collection for zpcr and zcp3000 Collecting the Right Input Data for a zcp3000 Capacity Planning Model IBM z Systems Masters Series z/vm Data Collection for zpcr and zcp3000 Collecting the Right Input Data for a zcp3000 Capacity Planning Model Session ID: cp3kvmxt 1 Trademarks The following are trademarks

More information

Mark Sandstrom ThroughPuter, Inc.

Mark Sandstrom ThroughPuter, Inc. Hardware Implemented Scheduler, Placer, Inter-Task Communications and IO System Functions for Many Processors Dynamically Shared among Multiple Applications Mark Sandstrom ThroughPuter, Inc mark@throughputercom

More information

z/os Introduction and Workshop Overview of z Systems Environment 2017 IBM Corporation

z/os Introduction and Workshop Overview of z Systems Environment 2017 IBM Corporation z/os Introduction and Workshop Overview of z Systems Environment Unit Objectives After completing this unit, you should be able to: Describe z Systems Family of Processors List 5 z Systems Operating Systems

More information

MEMORY MANAGEMENT/1 CS 409, FALL 2013

MEMORY MANAGEMENT/1 CS 409, FALL 2013 MEMORY MANAGEMENT Requirements: Relocation (to different memory areas) Protection (run time, usually implemented together with relocation) Sharing (and also protection) Logical organization Physical organization

More information

Managing CPU Utilization with WLM Resource Groups Part 2

Managing CPU Utilization with WLM Resource Groups Part 2 Managing CPU Utilization with WLM Resource Groups Part 2 Fabio Massimo Ottaviani EPV Technologies March 2013 4.2 Type 2 Type 2 resource groups have been introduced in z/os 1.8 to overcome the two major

More information

Maximizing offload to ziip processors with DB2 9 for z/os native SQL stored procedures

Maximizing offload to ziip processors with DB2 9 for z/os native SQL stored procedures Maximizing offload to ziip processors with DB2 9 for z/os native SQL stored procedures Richard Corrihons IBM Customer Center - PSSC Montpellier, France Introduction This document is based on what has been

More information

White Paper. 1 Introduction. Managing z/os costs with capping: what s new with zec12 GA2 and z/os 2.1? Fabio Massimo Ottaviani - EPV Technologies

White Paper. 1 Introduction. Managing z/os costs with capping: what s new with zec12 GA2 and z/os 2.1? Fabio Massimo Ottaviani - EPV Technologies White Paper Managing z/os costs with capping: what s new with zec12 GA2 and z/os 2.1? Fabio Massimo Ottaviani - EPV Technologies 1 Introduction In the current volatile economic environment, companies want

More information

Sub-capacity licensing for select IBM Passport Advantage eligible programs running on x86 servers helps improve flexibility and price/performance

Sub-capacity licensing for select IBM Passport Advantage eligible programs running on x86 servers helps improve flexibility and price/performance Software Announcement April 25, 2006 Sub-capacity licensing for select IBM Passport Advantage eligible programs running on x86 servers helps improve flexibility and price/performance Overview IBM continues

More information

Introduction to Virtualization: z/vm Basic Concepts and Terminology

Introduction to Virtualization: z/vm Basic Concepts and Terminology Introduction to Virtualization: z/vm Basic Concepts and Terminology Kevin Adams z/vm Development kadams1@us.ibm.com 06/26/12 Trademarks Trademarks The following are trademarks of the International Business

More information

Measuring zseries System Performance. Dr. Chu J. Jong School of Information Technology Illinois State University 06/11/2012

Measuring zseries System Performance. Dr. Chu J. Jong School of Information Technology Illinois State University 06/11/2012 Measuring zseries System Performance Dr. Chu J. Jong School of Information Technology Illinois State University 06/11/2012 Outline Computer System Performance Performance Factors and Measurements zseries

More information

Predicting Mainframe Performance

Predicting Mainframe Performance Predicting Mainframe Performance Objective This tutorial shows you how to use the calibrated model you created earlier to perform capacity planning studies and troubleshoot any performance issues. This

More information

Bandwidth Service Overview

Bandwidth Service Overview Bandwidth Service Overview July 2012 Online Tech 305 E. Eisenhower, Suite 300 Ann Arbor, MI 48108 (734) 213-2020 www.onlinetech.com Copyright 2012, Online Tech Page 1 of 6 1. Audience This paper is intended

More information

Lenovo RAID Introduction Reference Information

Lenovo RAID Introduction Reference Information Lenovo RAID Introduction Reference Information Using a Redundant Array of Independent Disks (RAID) to store data remains one of the most common and cost-efficient methods to increase server's storage performance,

More information

Virtual Machines WHEN YOU FINISH READING THIS CHAPTER YOU SHOULD BE ABLE TO:

Virtual Machines WHEN YOU FINISH READING THIS CHAPTER YOU SHOULD BE ABLE TO: C H A P T E R 1 9 Virtual Machines WHEN YOU FINISH READING THIS CHAPTER YOU SHOULD BE ABLE TO: Briefly describe the ideal program development environment. Distinguish between virtual and real. Briefly

More information

SWsoft ADVANCED VIRTUALIZATION AND WORKLOAD MANAGEMENT ON ITANIUM 2-BASED SERVERS

SWsoft ADVANCED VIRTUALIZATION AND WORKLOAD MANAGEMENT ON ITANIUM 2-BASED SERVERS SWsoft ADVANCED VIRTUALIZATION AND WORKLOAD MANAGEMENT ON ITANIUM 2-BASED SERVERS Abstract Virtualization and workload management are essential technologies for maximizing scalability, availability and

More information

z/vm 6.2 Live Guest Relocation with Linux Middleware

z/vm 6.2 Live Guest Relocation with Linux Middleware 2013-12-09 Linux on System z - z/vm 6.2 Live Guest Relocation with Linux Middleware Dr. Juergen Doelle Michael Johanssen IBM Research and Development Boeblingen Germany Trademarks IBM, the IBM logo, and

More information

IBM Corporation

IBM Corporation 1 Trademarks 3 Agenda Concepts Importance levels Displaceable capacity Free capacity WLM Sysplex Routing Services IWMWSYSQ IWMSRSRS IWM4SRSC Basic capacity-based weights and additional influencers Observations,

More information

IBM System p5 570 POWER5+ processor and memory features offer new options

IBM System p5 570 POWER5+ processor and memory features offer new options Hardware Announcement February 14, 2006 IBM System p5 570 POWER5+ processor and memory features offer new options Overview The System p5 570 offers new POWER5+ processor options with 64-bit 1.9 GHz and

More information

Sysplex: Key Coupling Facility Measurements Cache Structures. Contact, Copyright, and Trademark Notices

Sysplex: Key Coupling Facility Measurements Cache Structures. Contact, Copyright, and Trademark Notices Sysplex: Key Coupling Facility Measurements Structures Peter Enrico Peter.Enrico@EPStrategies.com 813-435-2297 Enterprise Performance Strategies, Inc (z/os Performance Education and Managed Service Providers)

More information

AEM Code Promotion and Content Synchronization Best Practices

AEM Code Promotion and Content Synchronization Best Practices AEM Code Promotion and Content Synchronization Best Practices Ian Reasor, Technical Architect, Adobe Partner Experience Introduction When considering the movement of content through environments in an

More information

CS370 Operating Systems

CS370 Operating Systems CS370 Operating Systems Colorado State University Yashwant K Malaiya Fall 2017 Lecture 10 Slides based on Text by Silberschatz, Galvin, Gagne Various sources 1 1 Chapter 6: CPU Scheduling Basic Concepts

More information

z990 Performance and Capacity Planning Issues

z990 Performance and Capacity Planning Issues z990 Performance and Capacity Planning Issues Cheryl Watson Session 2537; SHARE 104 in Anaheim March 2, 2005 Watson & Walker, Inc. home of Cheryl Watson's TUNING Letter, CPU Chart, BoxScore & GoalTender

More information

Partitioning Computers. Rolf M Dietze,

Partitioning Computers. Rolf M Dietze, Partitioning Computers Rolf M Dietze rolf.dietze@dietze-consulting.de Consolidation/Partitioning Hardware Partitioning Resource Direction Resource Shareing Soft Partitioning Hypervisor Classifying Server

More information

BMC Subsystem Optimizer for zenterprise Reducing Monthly License Charges

BMC Subsystem Optimizer for zenterprise Reducing Monthly License Charges BMC Subsystem Optimizer for zenterprise Reducing Monthly License Charges David Schipper Lead Product Manager david_schipper@bmc.com 11 March 2015 Agenda Sub-capacity Pricing and Monthly License Charges

More information

Properties of Processes

Properties of Processes CPU Scheduling Properties of Processes CPU I/O Burst Cycle Process execution consists of a cycle of CPU execution and I/O wait. CPU burst distribution: CPU Scheduler Selects from among the processes that

More information

CPU Scheduling. Daniel Mosse. (Most slides are from Sherif Khattab and Silberschatz, Galvin and Gagne 2013)

CPU Scheduling. Daniel Mosse. (Most slides are from Sherif Khattab and Silberschatz, Galvin and Gagne 2013) CPU Scheduling Daniel Mosse (Most slides are from Sherif Khattab and Silberschatz, Galvin and Gagne 2013) Basic Concepts Maximum CPU utilization obtained with multiprogramming CPU I/O Burst Cycle Process

More information

Introduction to Operating System

Introduction to Operating System Introduction to Operating System An operating system is a program which manages all the computer hardware. It provides the base for application program and acts as an intermediary between a user and the

More information

Dynamic CPU Experience

Dynamic CPU Experience Dynamic CPU Experience Early Impressions of Dynamic CPU Miles Nosler Agenda 1. APAR functionality 2. Sponsor User / Beta (Stress Test 2017) 3. Phases of Implementation & Findings 4. Next Steps / Review

More information

IBM iseries Linux Solution Sales v5r3.

IBM iseries Linux Solution Sales v5r3. IBM 000-851 iseries Linux Solution Sales v5r3 http://killexams.com/exam-detail/000-851 QUESTION: 51 A customer with an installed i825 is interested in setting up SAMBA on Linux to consolidate several Windows-based

More information

ECE519 Advanced Operating Systems

ECE519 Advanced Operating Systems IT 540 Operating Systems ECE519 Advanced Operating Systems Prof. Dr. Hasan Hüseyin BALIK (8 th Week) (Advanced) Operating Systems 8. Virtual Memory 8. Outline Hardware and Control Structures Operating

More information

Chapter 6: CPU Scheduling. Operating System Concepts 9 th Edition

Chapter 6: CPU Scheduling. Operating System Concepts 9 th Edition Chapter 6: CPU Scheduling Silberschatz, Galvin and Gagne 2013 Chapter 6: CPU Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Thread Scheduling Multiple-Processor Scheduling Real-Time

More information

Actual4Test. Actual4test - actual test exam dumps-pass for IT exams

Actual4Test.   Actual4test - actual test exam dumps-pass for IT exams Actual4Test http://www.actual4test.com Actual4test - actual test exam dumps-pass for IT exams Exam : 000-180 Title : P5 and pseries Enterprise Technical Support Aix 5L V5.3 Vendors : IBM Version : DEMO

More information

z10 Capacity Planning Issues Fabio Massimo Ottaviani EPV Technologies White paper

z10 Capacity Planning Issues Fabio Massimo Ottaviani EPV Technologies White paper z10 Capacity Planning Issues Fabio Massimo Ottaviani EPV Technologies White paper 1 Introduction IBM z10 machines present innovative architecture and features (HiperDispatch) designed to exploit the speed

More information

IBM Z: Technical Overview of HW and SW Mainframe Evolution Information Length: Ref: 2.0 Days ES82G Delivery method: Classroom. Price: INR.

IBM Z: Technical Overview of HW and SW Mainframe Evolution Information Length: Ref: 2.0 Days ES82G Delivery method: Classroom. Price: INR. IBM Z: Technical Overview of HW and SW Mainframe Evolution Information Length: Ref: 2.0 Days ES82G Delivery method: Classroom Overview Price: INR This course is designed to provide an understanding of

More information

Framework for Doing Capacity Sizing for System z Processors

Framework for Doing Capacity Sizing for System z Processors IBM Advanced Technical Support - WSC Framework for Doing Capacity Sizing for System z Processors Summer 2009 Share session: 2115 Bradley Snyder Email Address: bradley.snyder@us.ibm.com Phone: 972-561-6998

More information

IBM System Storage DS5020 Express

IBM System Storage DS5020 Express IBM DS5020 Express Manage growth, complexity, and risk with scalable, high-performance storage Highlights Mixed host interfaces support (FC/iSCSI) enables SAN tiering Balanced performance well-suited for

More information

IBM. Capacity on Demand User's Guide IBM Z SC

IBM. Capacity on Demand User's Guide IBM Z SC IBM IBM Z Capacity on Demand User's Guide SC28-6985-01 IBM IBM Z Capacity on Demand User's Guide SC28-6985-01 Note: Before you use this information and the product it supports, read the information in

More information

Vendor: IBM. Exam Code: C Exam Name: Power Systems with POWER7 and IBM i Technical Sales Skills -v2. Version: Demo

Vendor: IBM. Exam Code: C Exam Name: Power Systems with POWER7 and IBM i Technical Sales Skills -v2. Version: Demo Vendor: IBM Exam Code: C4040-226 Exam Name: Power Systems with POWER7 and IBM i Technical Sales Skills -v2 Version: Demo Question No : 1 A customer with a POWERS 520 running IBM i is debating consolidating

More information

Process size is independent of the main memory present in the system.

Process size is independent of the main memory present in the system. Hardware control structure Two characteristics are key to paging and segmentation: 1. All memory references are logical addresses within a process which are dynamically converted into physical at run time.

More information

IBM System i Model 515 offers new levels of price performance

IBM System i Model 515 offers new levels of price performance IBM Europe Announcement ZG07-0267, dated April 10, 2007 IBM System i Model 515 offers new levels of price performance Description...2 Product positioning... 7 At a glance System i model 515 Express Configurations

More information

Iomega REV Drive Data Transfer Performance

Iomega REV Drive Data Transfer Performance Technical White Paper March 2004 Iomega REV Drive Data Transfer Performance Understanding Potential Transfer Rates and Factors Affecting Throughput Introduction Maximum Sustained Transfer Rate Burst Transfer

More information

IBM. Pre-Installation Configuration Workbook S/390. Parallel Enterprise Server - Generation 5 Parallel Enterprise Server - Generation 6 GC

IBM. Pre-Installation Configuration Workbook S/390. Parallel Enterprise Server - Generation 5 Parallel Enterprise Server - Generation 6 GC S/390 IBM Pre-Installation Configuration Workbook Parallel Enterprise Server - Generation 5 Parallel Enterprise Server - Generation 6 GC38-3120-02 S/390 IBM Pre-Installation Configuration Workbook GC38-3120-02

More information

Mainframes are very powerful systems used for ebuisness nowadays. Although, Industry pundits predicted a swift end for

Mainframes are very powerful systems used for ebuisness nowadays. Although, Industry pundits predicted a swift end for Mainframes are very powerful systems used for ebuisness nowadays. Although, Industry pundits predicted a swift end for the mainframe computer and called it a dinosaur mainframe designers confronted changing

More information

VM & VSE Tech Conference May Orlando Session G41 Bill Bitner VM Performance IBM Endicott RETURN TO INDEX

VM & VSE Tech Conference May Orlando Session G41 Bill Bitner VM Performance IBM Endicott RETURN TO INDEX VM & VSE Tech Conference May 2000 - Orlando Session G41 Bill Bitner VM Performance IBM Endicott 607-752-6022 bitnerb@us.ibm.com RETURN TO INDEX Legal Stuff Disclaimer The information contained in this

More information

The World of z/os Dispatching on the zec12 Processor

The World of z/os Dispatching on the zec12 Processor The World of z/os Dispatching on the zec12 Processor Glenn Anderson, IBM Lab Services and Training Summer SHARE 2013 Session 14040 2013 IBM Corporation What I hope to cover... What are dispatchable units

More information

Framework for Doing Capacity Sizing on System z Processors

Framework for Doing Capacity Sizing on System z Processors Advanced Technical Skills (ATS) North America Framework for Doing Capacity Sizing on System z Processors Seattle Share: Session 2115 Bradley Snyder Email Address: bradley.snyder@us.ibm.com Phone: 972-561-6998

More information

ADAPTIVE AND DYNAMIC LOAD BALANCING METHODOLOGIES FOR DISTRIBUTED ENVIRONMENT

ADAPTIVE AND DYNAMIC LOAD BALANCING METHODOLOGIES FOR DISTRIBUTED ENVIRONMENT ADAPTIVE AND DYNAMIC LOAD BALANCING METHODOLOGIES FOR DISTRIBUTED ENVIRONMENT PhD Summary DOCTORATE OF PHILOSOPHY IN COMPUTER SCIENCE & ENGINEERING By Sandip Kumar Goyal (09-PhD-052) Under the Supervision

More information

CPU Scheduling. Operating Systems (Fall/Winter 2018) Yajin Zhou ( Zhejiang University

CPU Scheduling. Operating Systems (Fall/Winter 2018) Yajin Zhou (  Zhejiang University Operating Systems (Fall/Winter 2018) CPU Scheduling Yajin Zhou (http://yajin.org) Zhejiang University Acknowledgement: some pages are based on the slides from Zhi Wang(fsu). Review Motivation to use threads

More information

Hw & SW New Functions

Hw & SW New Functions Hw & SW New Functions Discussion Milano, 8 Novembre 2016 Roma, 10 Novembre 2016 Marita Prassolo Distinguished Engineer IBM Italy Analyt ic s Mobile Cloud Securit y Social Semiconductor Technology Microprocessor

More information

Why did my job run so long?

Why did my job run so long? Why did my job run so long? Speeding Performance by Understanding the Cause John Baker MVS Solutions jbaker@mvssol.com Agenda Where is my application spending its time? CPU time, I/O time, wait (queue)

More information

Uni Hamburg Mainframe Summit 2010 z/os The Mainframe Operating. Part 4 z/os Overview

Uni Hamburg Mainframe Summit 2010 z/os The Mainframe Operating. Part 4 z/os Overview Uni Hamburg Mainframe Summit 2010 z/os The Mainframe Operating Part 4 z/os Overview Redelf Janßen IBM Technical Sales Mainframe Systems Redelf.Janssen@de.ibm.com Course materials may not be reproduced

More information

KM COLUMN. How to evaluate a content management system. Ask yourself: what are your business goals and needs? JANUARY What this article isn t

KM COLUMN. How to evaluate a content management system. Ask yourself: what are your business goals and needs? JANUARY What this article isn t KM COLUMN JANUARY 2002 How to evaluate a content management system Selecting and implementing a content management system (CMS) will be one of the largest IT projects tackled by many organisations. With

More information

What are the major changes to the z/os V1R13 LSPR?

What are the major changes to the z/os V1R13 LSPR? Prologue - The IBM Large System Performance Reference (LSPR) ratios represent IBM's assessment of relative processor capacity in an unconstrained environment for the specific benchmark workloads and system

More information

Introduction to Virtualization: z/vm Basic Concepts and Terminology

Introduction to Virtualization: z/vm Basic Concepts and Terminology Introduction to Virtualization: z/vm Basic Concepts and Terminology SHARE 121 Boston Session 13496 August 12, 2013 Bill Bitner z/vm Customer Focus and Care bitnerb@us.ibm.com Trademarks Trademarks The

More information

Common Criteria Installation Instructions for IBM Logical Partitioning Architecture on System i and System p

Common Criteria Installation Instructions for IBM Logical Partitioning Architecture on System i and System p Common Criteria Installation Instructions for IBM Logical Partitioning Architecture on System i and System p 1 About This Information This information will tell you how to plan, install, set up and manage

More information

Chapter 6: CPU Scheduling. Operating System Concepts 9 th Edition

Chapter 6: CPU Scheduling. Operating System Concepts 9 th Edition Chapter 6: CPU Scheduling Silberschatz, Galvin and Gagne 2013 Chapter 6: CPU Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Thread Scheduling Multiple-Processor Scheduling Real-Time

More information

zpcr Capacity Sizing Lab Part 2 Hands on Lab

zpcr Capacity Sizing Lab Part 2 Hands on Lab Advanced Technical Skills (ATS) North America zpcr Capacity Sizing Lab Part 2 Hands on Lab SHARE - Session 9098 March 2, 2011 John Burg Brad Snyder Materials created by John Fitch and Jim Shaw IBM 49 2011

More information

Oracle Database 12c: JMS Sharded Queues

Oracle Database 12c: JMS Sharded Queues Oracle Database 12c: JMS Sharded Queues For high performance, scalable Advanced Queuing ORACLE WHITE PAPER MARCH 2015 Table of Contents Introduction 2 Architecture 3 PERFORMANCE OF AQ-JMS QUEUES 4 PERFORMANCE

More information

IBM EXAM QUESTIONS & ANSWERS

IBM EXAM QUESTIONS & ANSWERS IBM 000-106 EXAM QUESTIONS & ANSWERS Number: 000-106 Passing Score: 800 Time Limit: 120 min File Version: 38.8 http://www.gratisexam.com/ IBM 000-106 EXAM QUESTIONS & ANSWERS Exam Name: Power Systems with

More information

IBM. Availability Implementing high availability. IBM i 7.1

IBM. Availability Implementing high availability. IBM i 7.1 IBM IBM i Availability Implementing high availability 7.1 IBM IBM i Availability Implementing high availability 7.1 Note Before using this information and the product it supports, read the information

More information

Availability Implementing High Availability with the solution-based approach Operator's guide

Availability Implementing High Availability with the solution-based approach Operator's guide System i Availability Implementing High Availability with the solution-based approach Operator's guide Version 6 Release 1 System i Availability Implementing High Availability with the solution-based

More information

Virtual Memory Outline

Virtual Memory Outline Virtual Memory Outline Background Demand Paging Copy-on-Write Page Replacement Allocation of Frames Thrashing Memory-Mapped Files Allocating Kernel Memory Other Considerations Operating-System Examples

More information

z/vm Large Memory Linux on System z

z/vm Large Memory Linux on System z December 2007 z/vm Large Memory Linux on System z 1 Table of Contents Objectives... 3 Executive summary... 3 Summary... 3 Hardware equipment and software environment... 4 Host hardware... 5 Network setup...

More information

WebSphere Application Server Base Performance

WebSphere Application Server Base Performance WebSphere Application Server Base Performance ii WebSphere Application Server Base Performance Contents WebSphere Application Server Base Performance............. 1 Introduction to the WebSphere Application

More information

WebSphere Java Batch WP at ibm.com/support/techdocs Version Date: September 11, 2012

WebSphere Java Batch WP at ibm.com/support/techdocs Version Date: September 11, 2012 WebSphere Java Batch Version Date: September 11, 2012 Agenda Business Pressures on Traditional Batch IBM WebSphere Java Batch Overview IBM WebSphere Java Batch Feature Focus IBM WebSphere Java Batch for

More information

Troubleshooting Transparent Bridging Environments

Troubleshooting Transparent Bridging Environments Troubleshooting Transparent Bridging Environments Document ID: 10543 This information from the Internetwork Troubleshooting Guide was first posted on CCO here. As a service to our customers, selected chapters

More information

IBM ES82G - IBM SYSTEM Z: TECHNICAL OVERVIEW OF HW AND SW MAINFRAME EVOLUTION

IBM ES82G - IBM SYSTEM Z: TECHNICAL OVERVIEW OF HW AND SW MAINFRAME EVOLUTION IBM ES82G - IBM SYSTEM Z: TECHNICAL OVERVIEW OF HW AND SW MAINFRAME EVOLUTION Dauer: 2 Tage Durchführungsart: Präsenztraining Zielgruppe: The basic class should consist of lead operators, technical support

More information

Optimizing Insert Performance - Part 1

Optimizing Insert Performance - Part 1 Optimizing Insert Performance - Part 1 John Campbell Distinguished Engineer DB2 for z/os development CAMPBELJ@uk.ibm.com 2 Disclaimer/Trademarks The information contained in this document has not been

More information

Lecture Topics. Announcements. Today: Advanced Scheduling (Stallings, chapter ) Next: Deadlock (Stallings, chapter

Lecture Topics. Announcements. Today: Advanced Scheduling (Stallings, chapter ) Next: Deadlock (Stallings, chapter Lecture Topics Today: Advanced Scheduling (Stallings, chapter 10.1-10.4) Next: Deadlock (Stallings, chapter 6.1-6.6) 1 Announcements Exam #2 returned today Self-Study Exercise #10 Project #8 (due 11/16)

More information

Chapter 8 Virtual Memory

Chapter 8 Virtual Memory Chapter 8 Virtual Memory Contents Hardware and control structures Operating system software Unix and Solaris memory management Linux memory management Windows 2000 memory management Characteristics of

More information

IBM System z10 Enterprise Class (z10 EC) Reference Guide

IBM System z10 Enterprise Class (z10 EC) Reference Guide IBM System z10 Enterprise Class (z10 EC) Reference Guide February 2008 Table of Contents z/architecture page 6 IBM System z10 page 8 z10 EC Models page 12 z10 EC Performance page 14 z10 EC I/O SubSystem

More information

CA IDMS 18.0 & 18.5 for z/os and ziip

CA IDMS 18.0 & 18.5 for z/os and ziip FREQUENTLY ASKED QUESTIONS CA IDMS 18.0 & 18.5 for z/os and ziip Important October 2013 update ziip (IBM System z Integrated Information Processor) is a specialty mainframe processor designed to help free

More information

IBM Power Systems tm. System Firmware (Microcode) Service Strategies and Best Practices

IBM Power Systems tm. System Firmware (Microcode) Service Strategies and Best Practices IBM Power Systems tm System Firmware (Microcode) Service Strategies and Best Practices IBM Power Systems tm System Firmware (Microcode) Service Strategies and Best Practices IBM Corporation For comments

More information

Running z/os as a Second Level System on z/vm to Clone and Scale 13075

Running z/os as a Second Level System on z/vm to Clone and Scale 13075 Running z/os as a Second Level System on z/vm to Clone and Scale 13075 Steve McGarril mcgarril@us.ibm.com STG WW Mainframe Client Center February 6 th, 2013 Scenario New hardware introduction z10 to z196

More information

Server Partitioning: Perspective

Server Partitioning: Perspective John Phelps, Jane Wright Technology Overview 20 February 2003 Server Partitioning: Perspective Summary Customers may use technologies such as partitioning to maximize their use of server resources. The

More information

z/os Performance "Hot" Topics

z/os Performance Hot Topics IBM Advanced Technical Support z/os Performance "Hot" Topics Kathy Walsh IBM Corporation IBM Distinguished Engineer Washington Systems Center WSC IBM Corporation, 2009 1 Trademarks and Disclaimers AIX*

More information