Optoelectronic Multi-Chip Modules Based on Imaging Fiber Bundle Structures

Size: px
Start display at page:

Download "Optoelectronic Multi-Chip Modules Based on Imaging Fiber Bundle Structures"

Transcription

1 Optoelectronic Multi-Chip Modules Based on Imaging Fiber Bundle Structures Donald M. Chiarulli a, Steven P. Levitan b, Matt Robinson c Departments of a Computer Science and b Electrical Engineering, University of Pittsburgh c Schott Fiber Optics, 122 Charleton Street, Cambridge MA ABSTRACT In this paper, we present a new packaging architecture for chip-level optical interconnections based on imaging fiber bundles. Imaging fiber bundles consist of densely packed arrays of small core fibers such that an object imaged at one end of the bundle is correspondingly imaged on the opposite end. In optical communication applications fiber bundles can be directly coupled to an array of optical sources. Each spot is carried by multiple fibers that in turn can directly illuminate each element in a detector array. Neither end requires any additional optical elements. Thus, imaging fiber bundles are capable of supporting the spatial parallelism of free space interconnects with relaxed alignment and geometry constraints. This paper is focused specifically on multi-chip system designs. KEYWORDS: Optical Interconnections, Optical multi-chip-module, Chip-level fiber interconnection 1. Introduction Optoelectronic systems have recently seen significant advances in two enabling technologies, large-scale arrays of vertical cavity surface emitting lasers (VCSEL) and processing technology for bonding these devices to silicon CMOS. The result is a new class of hybrid optoelectronic (OE) chips that include large scale CMOS circuitry with area pads bonded to VCSEL and detector arrays. Using these devices, it is now possible to consider system designs based multiple OE chips connected optically in a monolithic multi-chip module. This paper is focused on the architecture of the optical interconnections within such a module. A number of research groups have considered designs based on free space propagation though both active and passive microoptical systems [1,2]. The success of this approach has been limited by the quality of available diffractive microoptical elements and by the alignment constraints imposed on a system with multiple chips and complex optics. Guided wave designs have also been proposed based on fiber-per-channel guided wave systems using optical ribbon cable or large core fiber arrays [3]. These systems required accurate alignment of between each VCSEL and fiber core. However, manufacturing tolerances make it difficult to maintain this core alignment across the diameter of a large array. The imaging fiber bundles descibed in this paper are fiber image guides (FIG's) produced at Schott Fiber Optics [4]. These bundles have been traditionally used in medical imaging systems and remote inspection devices such as flexible endoscopes. They consist of a dense array of small core fibers arranged in a lattice. Fiber diameters typically range from 5 to 20 microns yielding core densities of two thousand to fifteen thousand cores per square millimeter. The relative spatial position of each fiber within the lattice is maintained throughout the length of the bundle. Imaging fiber bundles can be fabricated as either flexible or rigid packages. We will describe optical interconnection architectures based on both. They typically have very high numerical aperture, which makes them well suited for direct coupling to optical devices.

2 In previous work [5] we have demonstrated that these devices are highly effective for point-to-point links. We demonstrated a 16 channel interconnect between two VCSEL arrays that were directly butt coupled to an imaging fiber bundle with no other optical elements used in the setup. Crosstalk between the channels was low, -22db, and loss mechanisms were largely characterized by insertion loss corresponding to the fill factor of the bundle. This paper looks at the next step, multi-chip interconnection modules. We present designs based on both rigid and flexible imaging fiber bundles. Unlike our previous work in which the chips were mounted in individual carriers with the fiber bundles used as an external interconnect, the chips in these designs would generally be mounted directly to a metalized end surface of the imaging fiber bundle. In these systems, most of the chips in the module will use all optical channels for data I/O. Only power and ground are drawn from the metalization on the surface of the fiber bundle. The key to these designs is that routing is optically passive, but electrically active. Individual regions of the OE chip source and detector arrays are imaged onto different regions of the input surface of a fiber bundle (or a fiber bundle array) and are passively routed to different output surfaces. In the balance of this paper, we present three designs for opto-electronic multi-chip modules. In the first configuration, sets of flexible fiber bundles are bonded side-to-side at the rigid end segments of each bundle. For an n-way interconnect, the array at each bonded end consists of n-1 bundles. If each array contains one bundle for each of the other faces, a full interconnection is achieved. Other simple permutations of the bundles can implement a variety of other networks. In a second approach, sets of flexible bundles are side bonded at one end, as above. Each of the two bonded sets are bonded, in turn, end-to-end with a 90 0 rotation between the ends. The result is a set of spatial regions at the loose end of each bundle that will independently transmit channels to each of the bundles in the other set. The third approach uses rigid fiber bundles that are machined to create internal facets. These facets are designed such that, when the bundles are bonded along these facets, a cube (or other polyhedron) is formed. An optical beam that enters the structure on one face may exit on any other, depending on where it enters the input face and thus which facet is traversed. 2. Side Bonded Structures Imaging fiber bundles can be fabricated with end dimensions from less than a millimeter up to several millimeters. In fact, the final stages of processing a fiber bundle consist of bonding and drawing arrays of smaller bundles into a single large bundle. In the class of structures that we will discuss in this section, the rigid end segments of flexible bundles will be bonded side-to-side in various configurations prior to coupling to an OE chip. This will create a composite structure in which the array of optical channels on the surface of the chip will be partitioned based on the bonding pattern. Each partition will send and receive signals through one of the bundles in the bonded group. Figure 1: Side Bonded, 4-way fan-in/fan-out structure Figure 2: Side bonded, 3-chip full interconnect

3 As an example, Figure 1, shows a simple mechanism for implementing a 4 to 1 fan-in/fan-out structure based on this approach. In this case, one end of four fiber bundles is bonded side-to-side with the other end remaining free. Five OE chips would be coupled to the structure, one on the bonded end and the others on each of free ends. The OE chip mounted on the bonded end, will send and receive data to and from each of the four other chips through channels in of the four quadrants of the array defined by the bonding pattern. Figure 3: Side bonded nearest neighbor array This simple structure provides a basic fan-in/fan-out building block that can be the basis for a variety of complex interconnection networks. For example, Figure 2, shows a three-way fully interconnected system based on three bundles implementing a coupled fan out structure. In this case, an OE chip bonded to one end face of the structure communicates with the other two through channels in the left or right half of the array. This is a 3-way fully connected non-blocking network. Using side-bonding techniques, a general n-way connection of this type can be n 1 built by bonding i bundles in this manner. Figure 3, i= 1 shows another alternative, in which the nearest neighbor network has been implemented the bonding the ends of the 4-way fan-out structure shown above. 3. End-Bonded Structures Side bonded structures have the disadvantage that there is a direct relationship between the number of chips connected to the size of the bonded structure at the OE chip interface. Most current VCEL arrays have device pitch on the order of a hundred microns and array sizes of a few millimeters. Even using small bundles, the size of the side-bonded structure is limited by the size of the VCSEL array. To overcome this problem, we have designed a structure that combines side-to-side bonding and end-to-end bonding in an interconnection network that can support n-way, non-blocking, full interconnection using a fixed sized structure at the OE chip interface that requires only one fiber bundle per chip. An example of this structure is diagrammed in Figure 4. It is based on two stacks of rectangular imaging fiber bundles side bonded into a fan-out structure as in the previous section. The bonded end of each stack is then bonded end-to-end with a 90 o relative rotation. Figure 9 is a 3 x 3 implementation in which three bundles are stacked and bonded vertically on the left side of the diagram and three more are stacked and bonded horizontally on the right side of the diagram. Figure 4: End Bonded 3x3 crossbar interconnection As before, the structure provides for spatial partitioning of the optical channels of the OE chip coupled to the end of each fiber. To understand the network, consider the top fiber bundle in the vertical stack on the left side of Figure 4. Optical channels imaged on to the left third of this bundle, represented by the arrow labeled A, are coupled into a corresponding region of the left fiber bundle in the horizontal

4 stack. Channels imaged on middle third, represented by the arrow labeled B, are transmitted to the middle bundle in the horizontal stack and correspondingly channels imaged on the right region, represented by the arrow labeled C, are coupled to the right bundle in the horizontal stack. Moreover, channels from each of the bundles in the vertical stack exit the corresponding bundles in the horizontal stack within a specific region and are thus spatially identifiable. Since imaging fiber bundles are bi-directional, this structure can implement either a 3 to 3 bi-directional crossbar or, if the loose ends of each of the horizontal and vertical stacks are pair-wise bonded and coupled to single devices, a 3x3 full interconnect. Figure 5: Experimental core element for end bonded 3x3 crossbar To test the basic optical properties of this a structure, a 3 x 3 test element was built by bonding six rigid rectangular fiber bundles in the manner described above. A photograph of this structure is shown in Figure 5. Since there were no loose ends in this test structure, a flexible bundle was butt coupled on one of the input surfaces and the other end coupled to a VCSEL array for testing. This bundle can clearly be seen in Figure 5 as the dark hexagonal structure at the center of the top row. The excess material shown above the top is an overlap caused by the mismatch in the aspect ratio the stacks. The active region is the 3x3 array on the bottom formed by the intersection of the horizontal and vertical stacks. From this photograph it can be seen that individual spots are clearly resolvable through this structure even thought the spots have crossed two coupling boundaries for which no attempt was made to align the fiber cores. Figure 6: Exploded View of segments with machined facets Figure 8: Cube with metallization applied Figure 7: Assembled Cube Figure 9: Fully assembled OE- MCM

5 4. Rigid Structures Both of the previous designs are based on flexible fiber structures. The minimum working length of these bundles along with the mechanical constrains of the bonding surfaces limits these structures to circuit board style interconnections. As with their electronic counterparts, latency for this type of interconnection is a significantly greater that on-chip or multi-chip-module traces. Our third design addresses this problem by implementing a densely packed structure built from segments of rigid fiber bundles. In this case a small segment of a rigid bundle is machined to create internal facets. These facets are designed such that when the bundles are bonded along these facets, a cube (or other polyhedron) is formed. Figure 6 shows a set of segments machined to form a cube structure and Figure 7 shows the cube after assembly. The end surfaces of each bundle, that have now become the faces of the cube, are plated with metal traces and OE chip are mounted to these faces. An example metalization pattern is shown in Figure 8. Finally, OE chips are mounted to all but one of the cube faces. An OE conversion chip with both optical an electrical I/O is mounted the remaining face and this chip is in turn mounted to a ceramic substrate for electrical I/O. Figure 9 shows a drawing of the finished OE multi-chipmodule package. In operation, each chip communicates through optical channels that traverse the structure internally. As with the side and end bonded structures, routing is passive and based on the location of the optical beam entering the structure on a particular face. This, in turn, determines which facet is traversed. Figure 10 is a front view of a wire frame representation of the cube. It clearly shows the four facets and center pass through region defined by the machining pattern. Thus, a bean in the top center region traverses the top facet, is coupled into the vertical fiber bundle segment, and exits. Similarly the left, right, and bottom regions couple into the bundle segments for the left, right, and bottom faces respectively. In this particular cube, we have left a small region in the center of the bundle un-faceted in order to allow for communication between opposite faces. For this structure, this is only possible between four of the six faces. Figure 10: Front View wire frame representation of rigid fiber cube Since the dimensions of the cube are only slightly larger the dimensions of each chip, signal latency is comparable to intra-chip connections. Assuming a small OE/EO conversion latency, it is possible to design a system in which a collection of small chips can operate with performance comparable to a single large die. 5. Summary and Future Work We have demonstrated three multi-chip architectures for chip level optical interconnection using imaging fiber bundles. These include side-bonded, end-bonded and rigid structures. The rigid structures appear to hold a great deal of promise for supporting large scale low-latency interconnects. We are currently in the process of fabricating and characterizing the performance of the rigid cube multi-chip module described here.

6 6. References [1] Xuezhe Zheng, Philippe J. Marchand, Dawei Huang, Osman Kibar, Nur S.E. Ozkan, and Sadik C. Esener, "Optomechanical design and characterization of a printed-circuit-board-based free-space optical interconnect package," Applied Optics, vol. 38, No. 26, pp , 10 September [2] Michael W. Haney, Marc P. Christensen, Predrag Milojkovic, Jeremy Ekman, Premanand Chandramani, Richard Rozier, Fouad Kiamilev, Yue Liu, and Mary Hibbs-Brenner, "Multichip free-space global optical interconnection demonstration with integrated arrays of vertical-cavity surface-emitting lasers and photodetectors," Applied Optics, vol. 38, No. 29, pp , 10 October [3] A.V. Krishnamoorthy and J.E. Ford, "Optoelectronic-VLSI forswitched-data networking," in Optics in Computing, Vol 8, OSA Technical Digest Series, Optical Society of America, Washington DC, pp 269,270. [4] Schott Fiber Optics, Inc. [5] Donald M. Chiarulli, Steven P. Levitan, Paige Derr, Robert Hofmann, Bryan Greiner and Matt Robinson. Demonstration of Multi-channel Optical Interconnection using Imaging Fiber Bundles Butt Coupled to Optoelectronic Circuits, Applied Optics, Vol. 39, #5, pp

PLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION

PLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION PLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION AN ENABLENCE ARTICLE WRITTEN BY DR. MATT PEARSON, VP TECHNOLOGY & ASHOK BALAKRISHNAN, DIRECTOR OF PRODUCT DEVELOPMENT PUBLISHED IN

More information

Intro to: Ultra-low power, ultra-high bandwidth density SiP interconnects

Intro to: Ultra-low power, ultra-high bandwidth density SiP interconnects This work was supported in part by DARPA under contract HR0011-08-9-0001. The views, opinions, and/or findings contained in this article/presentation are those of the author/presenter

More information

High-bandwidth CX4 optical connector

High-bandwidth CX4 optical connector High-bandwidth CX4 optical connector Dubravko I. Babić, Avner Badihi, Sylvie Rockman XLoom Communications, 11 Derech Hashalom, Tel-Aviv, Israel 67892 Abstract We report on the development of a 20-GBaud

More information

Hybrid Integration of a Semiconductor Optical Amplifier for High Throughput Optical Packet Switched Interconnection Networks

Hybrid Integration of a Semiconductor Optical Amplifier for High Throughput Optical Packet Switched Interconnection Networks Hybrid Integration of a Semiconductor Optical Amplifier for High Throughput Optical Packet Switched Interconnection Networks Odile Liboiron-Ladouceur* and Keren Bergman Columbia University, 500 West 120

More information

TECHNOLOGY SYSTEM-LEVEL SIMULATION. S.P. Levitan and D.M. Chiarulli University of Pittsburgh, Pittsburgh, PA USA

TECHNOLOGY SYSTEM-LEVEL SIMULATION. S.P. Levitan and D.M. Chiarulli University of Pittsburgh, Pittsburgh, PA USA MULTI-LEVEL LEVEL MIXED- TECHNOLOGY SYSTEM-LEVEL SIMULATION S.P. Levitan and D.M. Chiarulli University of Pittsburgh, Pittsburgh, PA 15260 USA Collaborators and Support Jose A. Martinez, Mark Kahrs, Jason

More information

Packaging for parallel optical interconnects with on-chip optical access

Packaging for parallel optical interconnects with on-chip optical access Packaging for parallel optical interconnects with on-chip optical access I. INTRODUCTION Parallel optical interconnects requires the integration of lasers and detectors directly on the CMOS chip. In the

More information

Comparison of Beam Shapes and Transmission Powers of Two Prism Ducts

Comparison of Beam Shapes and Transmission Powers of Two Prism Ducts Australian Journal of Basic and Applied Sciences, 4(10): 4922-4929, 2010 ISSN 1991-8178 Comparison of Beam Shapes and Transmission Powers of Two Prism Ducts 1 Z. Emami, 2 H. Golnabi 1 Plasma physics Research

More information

Development of Optical Wiring Technology for Optical Interconnects

Development of Optical Wiring Technology for Optical Interconnects Development of Optical Wiring Technology for Optical Interconnects Mitsuhiro Iwaya*, Katsuki Suematsu*, Harumi Inaba*, Ryuichi Sugizaki*, Kazuyuki Fuse*, Takuya Nishimoto* 2, Kenji Kamoto* 3 We had developed

More information

CHAPTER 2: THREE DIMENSIONAL TOPOGRAPHICAL MAPPING SYSTEM. Target Object

CHAPTER 2: THREE DIMENSIONAL TOPOGRAPHICAL MAPPING SYSTEM. Target Object CHAPTER 2: THREE DIMENSIONAL TOPOGRAPHICAL MAPPING SYSTEM 2.1 Theory and Construction Target Object Laser Projector CCD Camera Host Computer / Image Processor Figure 2.1 Block Diagram of 3D Areal Mapper

More information

A wide range of connectors are available to fit very specific needs.

A wide range of connectors are available to fit very specific needs. By Larry Johnson In all fiber optic systems, it is necessary to join two fibers together with low signal attenuation while maintaining low reflection levels depending upon the type of system used. Fiber

More information

Silicon Photonics System Integration by Ultra High Precision Photonic Packaging Techniques

Silicon Photonics System Integration by Ultra High Precision Photonic Packaging Techniques Silicon Photonics System Integration by Ultra High Precision Photonic Packaging Techniques Dr. Henning Schröder, Fraunhofer IZM Dr. Henning Schröder Fraunhofer IZM, Berlin fon: ++49 30 46403-277, fax:

More information

Models 1417 and 1437 User s Manual. High-Speed Photodetector Modules

Models 1417 and 1437 User s Manual. High-Speed Photodetector Modules Models 1417 and 1437 User s Manual High-Speed Photodetector Modules Handling Precautions The detector is sensitive to electrostatic discharges and could be permanently damaged if subjected even to small

More information

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0 I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK TinMan Connector Routing Report # 27GC001-1 May 9 th, 2007 v1.0 Z-PACK TinMan Connectors Copyright 2007 Tyco Electronics Corporation, Harrisburg,

More information

Kotura Analysis: WDM PICs improve cost over LR4

Kotura Analysis: WDM PICs improve cost over LR4 Kotura Analysis: WDM PICs improve cost over LR4 IEEE P802.3bm - 40 Gb/s & 100 Gb/s Fiber Optic Task Force Sept 2012 Contributors: Mehdi Asghari, Kotura Samir Desai, Kotura Arlon Martin, Kotura Recall the

More information

3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape

3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration

More information

Micron Level Placement Accuracy for Wafer Scale Packaging of P-Side Down Lasers in Optoelectronic Products

Micron Level Placement Accuracy for Wafer Scale Packaging of P-Side Down Lasers in Optoelectronic Products Micron Level Placement Accuracy for Wafer Scale Packaging of P-Side Down Lasers in Optoelectronic Products Daniel D. Evans, Jr. and Zeger Bok Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad,

More information

Package (1C) Young Won Lim 3/20/13

Package (1C) Young Won Lim 3/20/13 Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published

More information

Luxtera PN Silicon CMOS Photonic Chip Freescale 130 nm SOI CMOS Process

Luxtera PN Silicon CMOS Photonic Chip Freescale 130 nm SOI CMOS Process Luxtera PN1000001 Silicon CMOS Photonic Chip Process Review 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Process Review Some of the information in this

More information

3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA

3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA 3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion

More information

3D Integration & Packaging Challenges with through-silicon-vias (TSV)

3D Integration & Packaging Challenges with through-silicon-vias (TSV) NSF Workshop 2/02/2012 3D Integration & Packaging Challenges with through-silicon-vias (TSV) Dr John U. Knickerbocker IBM - T.J. Watson Research, New York, USA Substrate IBM Research Acknowledgements IBM

More information

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0 I N T E R C O N N E C T A P P L I C A T I O N N O T E STEP-Z Connector Routing Report # 26GC001-1 February 20, 2006 v1.0 STEP-Z CONNECTOR FAMILY Copyright 2006 Tyco Electronics Corporation, Harrisburg,

More information

Optimal laser welding assembly sequences for butterfly laser module packages

Optimal laser welding assembly sequences for butterfly laser module packages Optimal laser welding assembly sequences for butterfly laser module packages Jeong Hwan Song,,* Peter O Brien, and Frank H. Peters, 2 Integrated Photonics Group, Tyndall National Institute, Lee Maltings,

More information

Demonstration of the centralized optical backplane architecture in a three-board microprocessor-to-memory interconnect system

Demonstration of the centralized optical backplane architecture in a three-board microprocessor-to-memory interconnect system Available online at www.sciencedirect.com Optics & Laser Technology 3 (3) 127 131 www.elsevier.com/locate/optlastec Demonstration of the centralized optical backplane architecture in a three-board microprocessor-to-memory

More information

As silicon electronic processors achieve greater

As silicon electronic processors achieve greater Cover Feature Optically Interconnected Parallel Computing Systems Researchers have developed an architecture for high-speed computation, image processing, and robotic vision systems that uses both the

More information

Package (1C) Young Won Lim 3/13/13

Package (1C) Young Won Lim 3/13/13 Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published

More information

Silicon Based Packaging for 400/800/1600 Gb/s Optical Interconnects

Silicon Based Packaging for 400/800/1600 Gb/s Optical Interconnects Silicon Based Packaging for 400/800/1600 Gb/s Optical Interconnects The Low Cost Solution for Parallel Optical Interconnects Into the Terabit per Second Age Executive Summary White Paper PhotonX Networks

More information

The Effect of Adaptivity on the Performance of the OTIS-Hypercube under Different Traffic Patterns

The Effect of Adaptivity on the Performance of the OTIS-Hypercube under Different Traffic Patterns The Effect of Adaptivity on the Performance of the OTIS-Hypercube under Different Traffic Patterns H. H. Najaf-abadi 1, H. Sarbazi-Azad 2,1 1 School of Computer Science, IPM, Tehran, Iran. 2 Computer Engineering

More information

Chip Scale Package and Multichip Module Impact on Substrate Requirements for Portable Wireless Products

Chip Scale Package and Multichip Module Impact on Substrate Requirements for Portable Wireless Products Chip Scale Package and Multichip Module Impact on Substrate Requirements for Portable Wireless Products Tom Swirbel Motorola, Inc. 8000 W. Sunrise Blvd. Plantation, Florida Phone: 954-7-567 Fax: 954-7-5440

More information

Epigap FAQs Part packges and form factors typical LED packages

Epigap FAQs Part packges and form factors typical LED packages 3. packges and form factors 3.1. typical LED packages Radiation from LEDs is generated by a semiconductor chip mounted in a package. LEDs are available in a variety of designs significantly influencing

More information

Light and the Properties of Reflection & Refraction

Light and the Properties of Reflection & Refraction Light and the Properties of Reflection & Refraction OBJECTIVE To study the imaging properties of a plane mirror. To prove the law of reflection from the previous imaging study. To study the refraction

More information

Physical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis

Physical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis I NVENTIVE Physical Design Implementation for 3D IC Methodology and Tools Dave Noice Vassilios Gerousis Outline 3D IC Physical components Modeling 3D IC Stack Configuration Physical Design With TSV Summary

More information

Mixed-Technology System-Level Simulation

Mixed-Technology System-Level Simulation Mixed-Technology System-Level Simulation Steven P. Levitan 1, Jose A. Martinez, Timothy P. Kurzweg, Philippe J. Marchand* Donald M. Chiarulli University of Pittsburgh, Pittsburgh, PA, USA 15260 *Optical

More information

Modeling and Estimation of FPN Components in CMOS Image Sensors

Modeling and Estimation of FPN Components in CMOS Image Sensors Modeling and Estimation of FPN Components in CMOS Image Sensors Abbas El Gamal a, Boyd Fowler a,haomin b,xinqiaoliu a a Information Systems Laboratory, Stanford University Stanford, CA 945 USA b Fudan

More information

WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING

WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING Traditionally, devices with active regions on both sides of a wafer were limited to discrete devices. With advances in materials, functionality and packaging,

More information

Cables and Connectors

Cables and Connectors Module 2 Cables and Connectors Twisted Pair Two wires that carry the data signals (one conductor carries a positive signal; one carries a negative signal). Two wires are twisted to reduce the effects of

More information

axis, and wavelength tuning is achieved by translating the grating along a scan direction parallel to the x

axis, and wavelength tuning is achieved by translating the grating along a scan direction parallel to the x Exponential-Grating Monochromator Kenneth C. Johnson, October 0, 08 Abstract A monochromator optical design is described, which comprises a grazing-incidence reflection and two grazing-incidence mirrors,

More information

High Resolution Phased Array Imaging using the Total Focusing Method

High Resolution Phased Array Imaging using the Total Focusing Method High Resolution Phased Array Imaging using the Total Focusing Method S. Kierspel, Wolfram A. Karl Deutsch, Helge Rast, Philippe Benoist 1, Venkat A 2 KARL DEUTSCH Pruef- und Messgeraetebau GmbH + Co KG

More information

Optoelectronic Packaging for 16-Channel Optical Backplane Bus with VHOEs

Optoelectronic Packaging for 16-Channel Optical Backplane Bus with VHOEs Optoelectronic Packaging for 16-Channel Optical Backplane Bus with VHOEs J.H. Choi*, H. Bi*, J. Ellis**, R. T. Chen* * Microelectronics Research Center, Department of Electrical and Computer Engineering,

More information

IPC-D-859. Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/IPC-D-859. The Institute for. Interconnecting

IPC-D-859. Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/IPC-D-859. The Institute for. Interconnecting The Institute for Interconnecting and Packaging Electronic Circuits Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/ Original Publication December 1989 A standard developed by the Institute

More information

7.3 Refractive Index Profiling of Fibers and Fusion Splices

7.3 Refractive Index Profiling of Fibers and Fusion Splices 7.3 Refractive Index Profiling of Fibers and Fusion Splices 199 necessary for measuring the reflectance of optical fiber fusion splices. Fig. 7.10 schematically depicts an OFDR containing a Michelson interferometer

More information

Assembly of thin gratings for soft x-ray telescopes

Assembly of thin gratings for soft x-ray telescopes Assembly of thin gratings for soft x-ray telescopes Mireille Akilian 1, Ralf K. Heilmann and Mark L. Schattenburg Space Nanotechnology Laboratory, MIT Kavli Institute for Astrophysics and Space Research,

More information

TFT-LCD Technology Introduction

TFT-LCD Technology Introduction TFT-LCD Technology Introduction Thin film transistor liquid crystal display (TFT-LCD) is a flat panel display one of the most important fields, because of its many advantages, is the only display technology

More information

Design of a Multigigabit Optical Network Interface Card

Design of a Multigigabit Optical Network Interface Card 636 IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, VOL. 9, NO. 2, MARCH/APRIL 2003 Design of a Multigigabit Optical Network Interface Card Premanand Chandramani, Student Member, IEEE, Ping Gui,

More information

Proceedings of the Symposium on Photonics Technologies for 7 th Framework Program

Proceedings of the Symposium on Photonics Technologies for 7 th Framework Program OPERA 2006 file://e:\html\home.htm Page 1 of 1 13/10/2006 Proceedings of the Symposium on Photonics Technologies for 7 th Framework Program Wrocław, 12-14 October 2006 Organized by: Institute of Physics,

More information

Organics in Photonics: Opportunities & Challenges. Louay Eldada DuPont Photonics Technologies

Organics in Photonics: Opportunities & Challenges. Louay Eldada DuPont Photonics Technologies Organics in Photonics: Opportunities & Challenges Louay Eldada DuPont Photonics Technologies Market Drivers for Organic Photonics Telecom Application Product Examples Requirements What Organics Offer Dynamic

More information

AIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits

AIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits AIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits November 16, 2017 Michael Liehr Industry Driving Force EXA FLOP SCALE SYSTEM Blades SiPh Interconnect Network Memory Stack HP HyperX

More information

Introduction. Part I: Measuring the Wavelength of Light. Experiment 8: Wave Optics. Physics 11B

Introduction. Part I: Measuring the Wavelength of Light. Experiment 8: Wave Optics. Physics 11B Physics 11B Experiment 8: Wave Optics Introduction Equipment: In Part I you use a machinist rule, a laser, and a lab clamp on a stand to hold the laser at a grazing angle to the bench top. In Part II you

More information

ARCHITECTURE AND DESIGN OF A CMOS IC FOR PACKET SWITCHING MULTI-GIGABIT DATA STREAMS. Jeremy Ekman

ARCHITECTURE AND DESIGN OF A CMOS IC FOR PACKET SWITCHING MULTI-GIGABIT DATA STREAMS. Jeremy Ekman ARCHITECTURE AND DESIGN OF A CMOS IC FOR PACKET SWITCHING MULTI-GIGABIT DATA STREAMS by Jeremy Ekman A dissertation submitted to the Faculty of the University of Delaware in partial fulfillment of the

More information

ksa MOS Ultra-Scan Performance Test Data

ksa MOS Ultra-Scan Performance Test Data ksa MOS Ultra-Scan Performance Test Data Introduction: ksa MOS Ultra Scan 200mm Patterned Silicon Wafers The ksa MOS Ultra Scan is a flexible, highresolution scanning curvature and tilt-measurement system.

More information

Burn-in & Test Socket Workshop

Burn-in & Test Socket Workshop Burn-in & Test Socket Workshop IEEE March 4-7, 2001 Hilton Mesa Pavilion Hotel Mesa, Arizona IEEE COMPUTER SOCIETY Sponsored By The IEEE Computer Society Test Technology Technical Council COPYRIGHT NOTICE

More information

VCSEL EOS/ESD Considerations and Lifetime Optimization

VCSEL EOS/ESD Considerations and Lifetime Optimization VCSEL EOS/ESD Considerations and Lifetime Optimization Charlie Steidl csteidl@vixarinc.com Contents 1.0 Introduction... 2 2.0 VCSEL ESD Susceptibility and Protection... 2 3.0 ESD Control... 3 4.0 EOS Control

More information

NEW OPTICAL MEASUREMENT TECHNIQUE FOR SI WAFER SURFACE DEFECTS USING ANNULAR ILLUMINATION WITH CROSSED NICOLS

NEW OPTICAL MEASUREMENT TECHNIQUE FOR SI WAFER SURFACE DEFECTS USING ANNULAR ILLUMINATION WITH CROSSED NICOLS NEW OPTICAL MEASUREMENT TECHNIQUE FOR SI WAFER SURFACE DEFECTS USING ANNULAR ILLUMINATION WITH CROSSED NICOLS Satoru Takahashi 1, Takashi Miyoshi 1, Yasuhiro Takaya 1, and Takahiro Abe 2 1 Department of

More information

STEP-BY-STEP INSTRUCTIONS FOR BUILDING A MICHELSON INTERFEROMETER. TECHSPEC Optical Cage System

STEP-BY-STEP INSTRUCTIONS FOR BUILDING A MICHELSON INTERFEROMETER. TECHSPEC Optical Cage System STEP-BY-STEP INSTRUCTIONS FOR BUILDING A MICHELSON INTERFEROMETER TECHSPEC Optical Cage System INTRODUCTION 2 What is a Michelson Interferometer? A Michelson Interferometer is a simple interferometric

More information

Chapter 4 Determining Cell Size

Chapter 4 Determining Cell Size Chapter 4 Determining Cell Size Chapter 4 Determining Cell Size The third tutorial is designed to give you a demonstration in using the Cell Size Calculator to obtain the optimal cell size for your circuit

More information

FlexAirConnecT Dust Insensitive Multi-Fiber Connector with Low Loss and Low Mating Force

FlexAirConnecT Dust Insensitive Multi-Fiber Connector with Low Loss and Low Mating Force INFOCOMMUNICATIONS FlexAirConnecT Dust Insensitive Multi-Fiber Connector with Low Loss and Low Mating Force Hajime ARAO*, Sho YAKABE, Fumiya UEHARA, Dai SASAKI, and Takayuki SHIMAZU ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

More information

How Computer Mice Work

How Computer Mice Work How Computer Mice Work Inside this Article 1. Introduction to How Computer Mice Work 2. Evolution of the Computer Mouse 3. Inside a Mouse 4. Connecting Computer Mice 5. Optical Mice 6. Optical Mouse Accuracy

More information

annual report 2011 / 2012 INSTITUT FÜR TECHNISCHE OPTIK UNIVERSITÄT STUTTGART

annual report 2011 / 2012 INSTITUT FÜR TECHNISCHE OPTIK UNIVERSITÄT STUTTGART annual report 2011 / 2012 INSTITUT FÜR TECHNISCHE OPTIK UNIVERSITÄT STUTTGART INSTITUT FÜR TECHNISCHE OPTIK UNIVERSITÄT STUTTGART Prof. Dr. W. Osten Pfaffenwaldring 9 D-70569 Stuttgart Tel.: +49(0)711

More information

High Resolution Phased Array Imaging using the Total Focusing Method

High Resolution Phased Array Imaging using the Total Focusing Method 19 th World Conference on Non-Destructive Testing 2016 High Resolution Phased Array Imaging using the Total Focusing Method Wolfram A. Karl DEUTSCH 1, Werner ROYE 1, Helge RAST 1, Philippe BENOIST 2 1

More information

Packaging and Integration Technologies for Silicon Photonics. Dr. Peter O Brien, Tyndall National Institute, Ireland.

Packaging and Integration Technologies for Silicon Photonics. Dr. Peter O Brien, Tyndall National Institute, Ireland. Packaging and Integration Technologies for Silicon Photonics Dr. Peter O Brien, Tyndall National Institute, Ireland. Opportunities for Silicon Photonics Stress Sensors Active Optical Cable 300 mm Silicon

More information

Scaling the Compute and High Speed Networking Needs of the Data Center with Silicon Photonics ECOC 2017

Scaling the Compute and High Speed Networking Needs of the Data Center with Silicon Photonics ECOC 2017 Scaling the Compute and High Speed Networking Needs of the Data Center with Silicon Photonics ECOC 2017 September 19, 2017 Robert Blum Director, Strategic Marketing and Business Development 1 Data Center

More information

Speeding Designs to Market with Zemax Virtual Prototyping. New Business Development Manager

Speeding Designs to Market with Zemax Virtual Prototyping. New Business Development Manager Speeding Designs to Market with Zemax Virtual Prototyping Samuel Milns Chris Normanshire New Business Development Manager Engineering Services Manager, Europe Agenda What is Zemax Virtual Prototyping?

More information

First Operational Experience from the LHCb Silicon Tracker

First Operational Experience from the LHCb Silicon Tracker First Operational Experience from the LHCb Silicon Tracker 7 th International Hiroshima Symposium on Development and Application of Semiconductor Tracking Devices The LHCb Silicon Tracker Installation

More information

ASIC Physical Design Top-Level Chip Layout

ASIC Physical Design Top-Level Chip Layout ASIC Physical Design Top-Level Chip Layout References: M. Smith, Application Specific Integrated Circuits, Chap. 16 Cadence Virtuoso User Manual Top-level IC design process Typically done before individual

More information

PHY 222 Lab 11 Interference and Diffraction Patterns Investigating interference and diffraction of light waves

PHY 222 Lab 11 Interference and Diffraction Patterns Investigating interference and diffraction of light waves PHY 222 Lab 11 Interference and Diffraction Patterns Investigating interference and diffraction of light waves Print Your Name Print Your Partners' Names Instructions April 17, 2015 Before lab, read the

More information

OPTICAL FIBRE CONNECTORS FOR HARSH ENVIRONMENTS

OPTICAL FIBRE CONNECTORS FOR HARSH ENVIRONMENTS Electrocomp. Sci. and Tech., 1985, Vol. 11. pp. 299-304 0305-3091/85/1104-0299 $18.50/0 (C) 1985 Gordon and Breach Science Publishers, Inc. and OPA Ltd. Printed in Great Britain OPTICAL FIBRE CONNECTORS

More information

4. Recommended alignment procedure:

4. Recommended alignment procedure: 4. Recommended alignment procedure: 4.1 Introduction The described below procedure presents an example of alignment of beam shapers Shaper and Focal- Shaper (F- Shaper) with using the standard Shaper Mount

More information

Review of paper Non-image-forming optical components by P. R. Yoder Jr.

Review of paper Non-image-forming optical components by P. R. Yoder Jr. Review of paper Non-image-forming optical components by P. R. Yoder Jr. Proc. of SPIE Vol. 0531, Geometrical Optics, ed. Fischer, Price, Smith (Jan 1985) Karlton Crabtree Opti 521 14. November 2007 Introduction:

More information

Operating Instructions for FC Adjustable Fiber Optic Adapter

Operating Instructions for FC Adjustable Fiber Optic Adapter 530 Main Street, Acton, MA 01720 Phone: (978)263-3584, Fax: (978)263-5086 Web Site: www.acton-research.com Operating Instructions for FC-446-020 Adjustable Fiber Optic Adapter Ver 2.0 Model FC-446-020

More information

Interference and Diffraction

Interference and Diffraction Purpose Theory Interference and iffraction a. To study examples of interference in light waves. b. To understand the interference pattern produced when light passes through a single slit. c. To understand

More information

Ion Beam Profiling Using a Novel Electronic Imaging Detector

Ion Beam Profiling Using a Novel Electronic Imaging Detector Ion Beam Profiling Using a Novel Electronic Imaging Detector *Bruce N Laprade and Richard A Prunier BURLE Electro-Optics Sturbridge MA Paper 1700-2400 Presented at The 2004 Pittsburgh Conference March

More information

A Class of Highly Scalable Optical Crossbar-Connected Interconnection Networks (SOCNs) for Parallel Computing Systems

A Class of Highly Scalable Optical Crossbar-Connected Interconnection Networks (SOCNs) for Parallel Computing Systems 444 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 11, NO. 5, MAY 2000 A Class of Highly Scalable Optical Crossbar-Connected Interconnection Networks (SOCNs) for Parallel Computing Systems

More information

Non-destructive, High-resolution Fault Imaging for Package Failure Analysis. with 3D X-ray Microscopy. Application Note

Non-destructive, High-resolution Fault Imaging for Package Failure Analysis. with 3D X-ray Microscopy. Application Note Non-destructive, High-resolution Fault Imaging for Package Failure Analysis with 3D X-ray Microscopy Application Note Non-destructive, High-resolution Fault Imaging for Package Failure Analysis with 3D

More information

Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools

Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools Shamik Das, Anantha Chandrakasan, and Rafael Reif Microsystems Technology Laboratories Massachusetts Institute of Technology

More information

Ray Optics. Lecture 23. Chapter 23. Physics II. Course website:

Ray Optics. Lecture 23. Chapter 23. Physics II. Course website: Lecture 23 Chapter 23 Physics II Ray Optics Course website: http://faculty.uml.edu/andriy_danylov/teaching/physicsii Let s finish talking about a diffraction grating Diffraction Grating Let s improve (more

More information

Photon-to-Photon CMOS Imager: Opto-Electronic 3D Integration

Photon-to-Photon CMOS Imager: Opto-Electronic 3D Integration Photon-to-Photon CMOS Imager: Opto-Electronic 3D Integration Outline Key technologies for future CMOS imagers Bottlenecks for high speed imaging Our proposal Take home message Oct 12, 2017 Photon-to-Photon

More information

STEP-BY-STEP INSTRUCTIONS FOR BUILDING A FLUORESCENCE MICROSCOPE. TECHSPEC Optical Cage System

STEP-BY-STEP INSTRUCTIONS FOR BUILDING A FLUORESCENCE MICROSCOPE. TECHSPEC Optical Cage System STEP-BY-STEP INSTRUCTIONS FOR BUILDING A FLUORESCENCE MICROSCOPE TECHSPEC Optical Cage System INTRODUCTION 2 What is a Digital Fluorescence Microscope? Unlike traditional microscopes, which utilize an

More information

Analyzing the Effectiveness of On-chip Photonic Interconnects with a Hybrid Photo-electrical Topology

Analyzing the Effectiveness of On-chip Photonic Interconnects with a Hybrid Photo-electrical Topology Analyzing the Effectiveness of On-chip Photonic Interconnects with a Hybrid Photo-electrical Topology Yong-jin Kwon Department of EECS, University of California, Berkeley, CA Abstract To improve performance

More information

RSoft Product Applications

RSoft Product Applications RSoft Product Applications Complete design solutions for photonic components, circuits and systems synopsys.com/optical-solutions/rsoft RSoft Photonic Design Software Applications Synopsys RSoft products

More information

Ink Volume Displacement In An Impulse Printhead With Bilaminar Transducer

Ink Volume Displacement In An Impulse Printhead With Bilaminar Transducer Ink Volume Displacement In An Impulse Printhead With Bilaminar Transducer Hue Le and Ron Burr Tektronix, Inc., Wilsonville, Oregon Qiming Zhang and Qichang Xu Pennsylvania State University, University

More information

Amphe-Lite Series contacts, sealing plugs, plastic dust caps

Amphe-Lite Series contacts, sealing plugs, plastic dust caps contacts, sealing plugs, plastic dust caps STANDARD CONTACTS FOR AMPHE-LITE SERIES Pin Socket 8 (Coax) 21-33102-21 21-33101-21 8 (Twinax) 21-33190-529 21-33191-530 10 (Power) 10-251415-105 10-407035-105

More information

Stacked Silicon Interconnect Technology (SSIT)

Stacked Silicon Interconnect Technology (SSIT) Stacked Silicon Interconnect Technology (SSIT) Suresh Ramalingam Xilinx Inc. MEPTEC, January 12, 2011 Agenda Background and Motivation Stacked Silicon Interconnect Technology Summary Background and Motivation

More information

Eric Lindmark, Ph.D.

Eric Lindmark, Ph.D. Theory and Practical Application Written by: Eric Lindmark, Ph.D. v061608 4611 Chatsworth Street Shoreview, Minnesota, 55126-5813, USA www.promet.net Introduction In theory, higher bit rate fiber optic

More information

GLAST. Prototype Tracker Tower Construction Status

GLAST. Prototype Tracker Tower Construction Status Prototype Tracker Tower Construction Status June 22, 1999 R.P. Johnson Santa Cruz Institute for Particle Physics University of California at Santa Cruz 1 1 11 2 3 5 4 Prototype Tracker Tower Configuration

More information

COMSOL BASED 2-D FEM MODEL FOR ULTRASONIC GUIDED WAVE PROPAGATION IN SYMMETRICALLY DELAMINATED UNIDIRECTIONAL MULTI- LAYERED COMPOSITE STRUCTURE

COMSOL BASED 2-D FEM MODEL FOR ULTRASONIC GUIDED WAVE PROPAGATION IN SYMMETRICALLY DELAMINATED UNIDIRECTIONAL MULTI- LAYERED COMPOSITE STRUCTURE Proceedings of the National Seminar & Exhibition on Non-Destructive Evaluation NDE 2011, December 8-10, 2011 COMSOL BASED 2-D FEM MODEL FOR ULTRASONIC GUIDED WAVE PROPAGATION IN SYMMETRICALLY DELAMINATED

More information

Development of a Design & Manufacturing Environment for Reliable and Cost- Effective PCB Embedding Technology

Development of a Design & Manufacturing Environment for Reliable and Cost- Effective PCB Embedding Technology Development of a Design & Manufacturing Environment for Reliable and Cost- Effective PCB Embedding Technology Outline Introduction CAD design tools for embedded components Thermo mechanical design rules

More information

Lab2: Single Photon Interference

Lab2: Single Photon Interference Lab2: Single Photon Interference Xiaoshu Chen* Department of Mechanical Engineering, University of Rochester, NY, 14623 ABSTRACT The wave-particle duality of light was verified by multi and single photon

More information

Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems

Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems Jason Kulick, President & Co-Founder jason.kulick@indianaic.com 574-217-4612 (South Bend, IN) May 3, 2016 2016 New England IMAPS Symposium Presentation

More information

New PHD Technology Yields Higher Density, Lower Optical Loss Interconnect Solutions

New PHD Technology Yields Higher Density, Lower Optical Loss Interconnect Solutions New PHD Technology Yields Higher Density, Lower Optical Loss Interconnect Solutions Current fiber optic technology fails to deliver a High Performance Interconnect solution which provides service and maintainability,

More information

Extensions of One-Dimensional Gray-level Nonlinear Image Processing Filters to Three-Dimensional Color Space

Extensions of One-Dimensional Gray-level Nonlinear Image Processing Filters to Three-Dimensional Color Space Extensions of One-Dimensional Gray-level Nonlinear Image Processing Filters to Three-Dimensional Color Space Orlando HERNANDEZ and Richard KNOWLES Department Electrical and Computer Engineering, The College

More information

Problem Formulation. Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets.

Problem Formulation. Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets. Clock Routing Problem Formulation Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets. Better to develop specialized routers for these nets.

More information

VCSEL-based solderable optical modules

VCSEL-based solderable optical modules 4th Symposium on Optical Interconnect for Data Centres VCSEL-based solderable optical modules Hideyuki Nasu FITEL Products Division Furukawa Electric Co., Ltd. H. Nasu/ FITEL Products Division, Furukawa

More information

Computer-Based Project on VLSI Design Co 3/7

Computer-Based Project on VLSI Design Co 3/7 Computer-Based Project on VLSI Design Co 3/7 IC Layout and Symbolic Representation This pamphlet introduces the topic of IC layout in integrated circuit design and discusses the role of Design Rules and

More information

United States Patent (19) Lee et al.

United States Patent (19) Lee et al. United States Patent (19) Lee et al. 54) MICROMIRROR FOR A HYBRID OPTOELECTRONIC INTEGRATED CIRCUIT, A METHOD FOR MANUFACTURING THE SAME, A MICROMIRROR-PHOTODETECTOR ASSEMBLY AND AN ASSEMBLY OF HYBRD OPTOELECTRONIC

More information

10. Interconnects in CMOS Technology

10. Interconnects in CMOS Technology 10. Interconnects in CMOS Technology 1 10. Interconnects in CMOS Technology Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October

More information

DAMAGE INSPECTION AND EVALUATION IN THE WHOLE VIEW FIELD USING LASER

DAMAGE INSPECTION AND EVALUATION IN THE WHOLE VIEW FIELD USING LASER DAMAGE INSPECTION AND EVALUATION IN THE WHOLE VIEW FIELD USING LASER A. Kato and T. A. Moe Department of Mechanical Engineering Chubu University Kasugai, Aichi 487-8501, Japan ABSTRACT In this study, we

More information

On Board Optical Interconnection A Joint Development Project Consortium. Terry Smith & John MacWilliams October 31, 2016

On Board Optical Interconnection A Joint Development Project Consortium. Terry Smith & John MacWilliams October 31, 2016 On Board Optical Interconnection A Joint Development Project Consortium Terry Smith & John MacWilliams October 31, 2016 Presentation Outline Executive Summary Issues in Board-Level Optical Interconnect

More information

BGA Fanout Patterns. Charles Pfeil. Engineering Director Systems Design Division

BGA Fanout Patterns. Charles Pfeil. Engineering Director Systems Design Division BGA Fanout Patterns Charles Pfeil Engineering Director Systems Design Division IPC Irvine Charles Pfeil Background 1966-1987 PCB Designer 1978-1987 Founder of Computer Circuits Inc., Fairfax VA, PCB Design

More information

2000 Technology Roadmap Optoelectronics. John Stafford, Motorola January 17, 2001

2000 Technology Roadmap Optoelectronics. John Stafford, Motorola January 17, 2001 2000 Technology Roadmap Optoelectronics John Stafford, Motorola January 17, 2001 Optoelectronic Roadmap Agenda Optoelectronics Market Overview Optical Communications Roadmap Optical Communications Technology

More information

A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM

A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 09, 2016 ISSN (online): 2321-0613 A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM Yogit

More information

Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008

Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 / DEVICE 1.E+03 1.E+02 1.E+01 1.E+00 1.E-01 1.E-02 1.E-03 1.E-04 1.E-05 1.E-06 1.E-07 Productivity Gains

More information