BIOMEDICAL DATA ANALYSIS ON HETEROGENEOUS PLATFORM. Dong Ping Zhang Heterogeneous System Architecture AMD
|
|
- Ernest Atkinson
- 6 years ago
- Views:
Transcription
1
2 BIOMEDICAL DATA ANALYSIS ON HETEROGENEOUS PLATFORM Dong Ping Zhang Heterogeneous System Architecture AMD
3 VASCULATURE ENHANCEMENT 3 Biomedical data analysis on heterogeneous platform June, 2012
4 EXAMPLE: COMPUTED TOMOGRAPHY IMAGE Before enhancement After enhancement with bone structure 4 Biomedical data analysis on heterogeneous platform June, 2012
5 EXAMPLE: MAGNETIC RESONANCE ANGIOGRAM Before enhancement After enhancement 5 Biomedical data analysis on heterogeneous platform June, 2012
6 VASCULATURE ENHANCEMENT Before enhancement? After enhancement 6 Biomedical data analysis on heterogeneous platform June, 2012
7 VASCULATURE ENHANCEMENT ALGORITHM Gaussian convolution (three 1D kernels instead of one 3D kernel) Hessian matrix computation and analysis Eigen decomposition Eigenvector + eigenvalue sorting 7 Biomedical data analysis on heterogeneous platform June, 2012
8 ALGORITHM: FIRST THREE COMPONENTS Analyse the main modes of 2 nd -order variation in image intensity to determine the type of local structure Shape space for Hessian matrix in 3D [1] [1]: Q. Lin. PhD thesis, 2003, Enhancement, Extraction, and Visualization of 3D Volume Dataset 8 Biomedical data analysis on heterogeneous platform June, 2012
9 9 Biomedical data analysis on heterogeneous platform June, 2012 z z L y z L x z L z y L y y L x y L y x L y x L x x L H e 3 e 1 e 2 Compute Hessian matrix of ) ( ) ( ) ( z G y G x G I L Vessel segment representation at voxel x ALGORITHM: FIRST THREE COMPONENTS x Table: List of geometric patterns in 2D and 3D, depending on the sign and magnitude of the eigenvalues. H: high value; L: low value; +/-: the sign of the eigenvalue.
10 ALGORITHM Gaussian convolution (three 1D kernels instead of one 3D kernel) Hessian matrix computation and analysis Eigen decomposition Eigenvector + eigenvalue sorting Vesselness computation (calculating how likely a voxel being part of vascular network) 10 Biomedical data analysis on heterogeneous platform June, 2012
11 ALGORITHM: VESSELNESS Compute single scale vesselness response from a scale : V 1 e 2 RA 2 2 e 0 2 RB e 2 S 2 2 if 0 or 2 3 otherwise 0 where R A 2 3 R B S i 2 i Compute maximal vesselness response from multiple scales: V max min max Tensor voting to bridge the gaps V 11 Biomedical data analysis on heterogeneous platform June, 2012
12 PERFORMANCE CPU + CAYMAN GPU Experiment setting: Input CTA image: 256 x 256 x 200 voxel, voxel size 0.62 x 0.62 x 0.5 mm Application parameters: 7 scales distributed in range 0.5-4mm Hardware: AMD Phenom TM II X6 1090T, Radeon TM HD 6970 Comparison: Execution time (s) TBB(conv), hmatrix, eigen, v OpenCL(conv+hmatrix+v), eigen OpenCL(conv+hmatrix+v),TBB(eigen) 83 OpenCL(conv+h+eigen+v) Biomedical data analysis on heterogeneous platform June, 2012
13 PERFORMANCE CPU + CAYMAN GPU APP Profiling Windows of scenario 4: Projection (HSA Simulator): Kernel execution: 35.1% Data transfer (read & write) + launch latency (kernel launch, read launch and write launch): 41.7% Execution time is reduced to 3.8s by eliminating data transfer, launch latency and unaccounted activities. Kernel execution 35.1% Data transfer 32.7% Launch latency 9% unaccounted activities 13 Biomedical data analysis on heterogeneous platform June, 2012
14 PERFORMANCE LLANO Per-kernel execution time (% of sum) and ISA statistics 14 Biomedical data analysis on heterogeneous platform June, 2012
15 PERFORMANCE LLANO Per-size/direction data transfer time (% of sum) Breakdown of command durations and projected APU performance 15 Biomedical data analysis on heterogeneous platform June, 2012
16 PERFORMANCE CPU + TAHITI GPU Experiment: CTA image: 256 x 256 x 200 voxel, voxel size 0.62 x 0.62 x 0.5 mm Application parameters: 7 scales distributed in range 0.5-4mm Hardware: AMD Phenom TM II X6 1090T + Radeon TM HD 7950 Execution time (s) TBB(conv), hmatrix, eigen, v OpenCL(conv+hmatrix+v), eigen OpenCL(conv+hmatrix+v),TBB(eigen) 81.8 OpenCL(conv+h+eigen+v) Biomedical data analysis on heterogeneous platform June, 2012
17 PERFORMANCE COMPARISON CAYMAN AND TAHITI Experiment: CTA image: 256 x 256 x 200 voxel, voxel size 0.62 x 0.62 x 0.5 mm Application parameters: 7 scales distributed in range 0.5-4mm Hardware: AMD Phenom TM II X6 1090T + Radeon TM HD 6970 Architecture Overview: AMD Phenom TM II X6 1090T + Radeon TM HD Biomedical data analysis on heterogeneous platform June, 2012
18 PERFORMANCE COMPARISON CAYMAN AND TAHITI Experiment: CTA image: 256 x 256 x 200 voxel, voxel size 0.62 x 0.62 x 0.5 mm Application parameters: 7 scales distributed in range 0.5-4mm Hardware: AMD Phenom TM II X6 1090T + Radeon TM HD 6970 AMD Phenom TM II X6 1090T + Radeon TM HD 7950 Execution time comparison TBB(conv), hmatrix, eigen, v OpenCL(conv+hmatrix+v), eigen OpenCL(conv+hmatrix+v),TBB(eigen) OpenCL(conv+h+eigen+v) % seconds Phenom TM II X6 + Tahiti Phenom TM II X6 + Cayman 18 Biomedical data analysis on heterogeneous platform June, 2012
19 PERFORMANCE TRINITY Per-kernel execution time (% of sum) and ISA statistics 19 Biomedical data analysis on heterogeneous platform June, 2012
20 PERFORMANCE TRINITY Per-size/direction data transfer time (% of sum) Breakdown of command durations and projected APU performance 20 Biomedical data analysis on heterogeneous platform June, 2012
21 VASCULATURE SEGMENTATION 21 Biomedical data analysis on heterogeneous platform June, 2012
22 VASCULATURE EXTRACTION RIDGE TRAVERSAL Ridge points satisfy: Ridgeness function: 22 Biomedical data analysis on heterogeneous platform June, 2012
23 VASCULATURE EXTRACTION RIDGE TRAVERSAL 23 Biomedical data analysis on heterogeneous platform June, 2012
24 VASCULATURE EXTRACTION GRAPH SEARCH Using A* graph search to find minimal cost path from start to end nodes: 24 Biomedical data analysis on heterogeneous platform June, 2012
25 VASCULATURE EXTRACTION GRAPH SEARCH RESULTS 25 Biomedical data analysis on heterogeneous platform June, 2012
26 VASCULATURE EXTRACTION TEMPLATE-BASED APPROACH Tubular template: 26 Biomedical data analysis on heterogeneous platform June, 2012
27 VASCULATURE EXTRACTION TEMPLATE-BASED APPROACH Modeling local image region: Template fitting: 27 Biomedical data analysis on heterogeneous platform June, 2012
28 PERFORMANCE TEMPLATE-BASED APPROACH Experiment setting: Input CTA image: 256 x 256 x 200 voxel, voxel size 0.62 x 0.62 x 0.5 mm Template size: 17 x 17 x 17 voxels, voxel size 0.62 x 0.62 x 0.5 mm Hardware: AMD Phenom TM II X6 1090T, Radeon TM HD 7970 regions D Vessel Template Match seconds multi-threaded single-threaded 28 Biomedical data analysis on heterogeneous platform June, 2012
29 VESSEL SEGMENTATION FRAMEWORK Input is a vasculature image I, output are the vascular trees in that image. Step 1: Parallel_for_each voxel x in the input image I { compute the vesselness value v(x) representing how likely a voxel is part of the vessel structure. } Step2: Compute cost image from input image I, using vesselness image V from previous step Step3: Select starting and ending nodes, do A* graph search to compute the minimal cost path; Bifurcation are dealt with here semi-automatically. Output: vascular tree. Step 4: Parallel_for_each (voxels in the vascular tree) { do template-fitting at local region of input image. } 29 Biomedical data analysis on heterogeneous platform June, 2012
30 VASCULAR SEGMENTATION FRAMEWORK BIFURCATION 30 Biomedical data analysis on heterogeneous platform June, 2012
31 VESSEL SEGMENTATION FRAMEWORK Input is a vasculature image I, output are the vascular trees in that image. Step 1: Parallel_for_each voxel x in the image I { compute the vesselness value v(x) representing how likely a voxel is part of the vessel structure. } Step2: Sort all voxels based on v(x) value; Nested enqueue? Step 3: Parallel_for_each (voxels with a high probability of being part of the vascular system) { A: Extract the vascular branch from that voxel (noted as parent voxel) by template-match algorithm; If (Bifurcation is detected) { Parallel_for_each(children voxels) { B: same as A; } } } 31 Biomedical data analysis on heterogeneous platform June, 2012
32 VESSEL SEGMENTATION FRAMEWORK Big data-parallel single-layer dispatch is not necessarily the appropriate abstraction for representing the programmer s problem. Key component in vessel lumen segmentation is template match: foreach block: while(found closest match): foreach element in comparison Serial code mixed in with two levels of parallel code So what if instead of trying to do a single flat dispatch we explicitly layer the task launches? 32 Biomedical data analysis on heterogeneous platform June, 2012
33 VESSEL SEGMENTATION FRAMEWORK LAYERED DISPATCH parallelfor(int numthreads [](int index){ // scalar functor // do scalar stuff // for example, to do a template match we might do X.Initialize(); sumsq = FLOAT_MAX; while( sumsq still being minimized ){ X = estimating new position from X Accumulator<float> acc; localparallelfor(template size, [=X](int3 index) { auto diff = templatedata(x + index) - imagedata(x + index); acc += diff*diff; }); // end localparallelfor If sumsq > acc // See if it s small enough or continue search using heuristic X = X}}); A parallel thread launch: One wavefront/workgroup launched for each index. A One serial launched loop that for searches each block for the in best the match. data set. This is best written as a serial loop and is clean scalar Parallel code. Extracting loop: this from the Covers parallel each context pixel can in the feel block messy. being compared. Easily vectorisable and with no launch overhead. 33 Biomedical data analysis on heterogeneous platform June, 2012
34 VESSEL EXTRACTION FRAMEWORK FUTURE Bolt Bolt::Parallel_for_each (voxel x in the image I) { compute how likely a voxel is part of the vessel structure: v(x); construct vesselness image V } Bolt::Sort (voxels of image V ) Create initial list L of N voxels with highest probability of being part of vessel structure. Bolt::parallel_do (L) { Implement template match process with bolt::parallel_for_each; If bifurcation is detected, enqueue new voxel to L }; BOLT: A C++ Template Library for HSA, Ben Sander, 5:15 PM, Wednesday 13 th June 34 Biomedical data analysis on heterogeneous platform June, 2012
35 VESSEL EXTRACTION FRAMEWORK FUTURE Channel Can GPGPU programming be liberated from the data-parallel bottleneck? 1:15 PM, Tuesday 12 th June HSA memory and execution model, HSA runtime 3:15 PM, Wednesday 13 th June Lee Howes 35 Biomedical data analysis on heterogeneous platform June, 2012
36 ACKNOWLEDGEMENT Lee Howes, Jay Cornwall Heterogeneous System Architecture, AMD Daniel Rueckert Imperial College London Trademark Attribution AMD, the AMD Arrow logo, Phenom TM, Radeon TM and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners Advanced Micro Devices, Inc. All rights reserved. 36 Biomedical data analysis on heterogeneous platform June, 2012
37 Disclaimer & Attribution The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. There is no obligation to update or otherwise correct or revise this information. However, we reserve the right to revise this information and to make changes from time to time to the content hereof without obligation to notify any person of such revisions or changes. NO REPRESENTATIONS OR WARRANTIES ARE MADE WITH RESPECT TO THE CONTENTS HEREOF AND NO RESPONSIBILITY IS ASSUMED FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. ALL IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE ARE EXPRESSLY DISCLAIMED. IN NO EVENT WILL ANY LIABILITY TO ANY PERSON BE INCURRED FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. AMD, the AMD arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. All other names used in this presentation are for informational purposes only and may be trademarks of their respective owners Advanced Micro Devices, Inc. 37 Biomedical data analysis on heterogeneous platform June, 2012
OPENCL TM APPLICATION ANALYSIS AND OPTIMIZATION MADE EASY WITH AMD APP PROFILER AND KERNELANALYZER
OPENCL TM APPLICATION ANALYSIS AND OPTIMIZATION MADE EASY WITH AMD APP PROFILER AND KERNELANALYZER Budirijanto Purnomo AMD Technical Lead, GPU Compute Tools PRESENTATION OVERVIEW Motivation AMD APP Profiler
More informationSIMULATOR AMD RESEARCH JUNE 14, 2015
AMD'S gem5apu SIMULATOR AMD RESEARCH JUNE 14, 2015 OVERVIEW Introducing AMD s gem5 APU Simulator Extends gem5 with a GPU timing model Supports Heterogeneous System Architecture in SE mode Includes several
More informationviewdle! - machine vision experts
viewdle! - machine vision experts topic using algorithmic metadata creation and heterogeneous computing to build the personal content management system of the future Page 2 Page 3 video of basic recognition
More informationUse cases. Faces tagging in photo and video, enabling: sharing media editing automatic media mashuping entertaining Augmented reality Games
Viewdle Inc. 1 Use cases Faces tagging in photo and video, enabling: sharing media editing automatic media mashuping entertaining Augmented reality Games 2 Why OpenCL matter? OpenCL is going to bring such
More informationHETEROGENEOUS SYSTEM ARCHITECTURE: PLATFORM FOR THE FUTURE
HETEROGENEOUS SYSTEM ARCHITECTURE: PLATFORM FOR THE FUTURE Haibo Xie, Ph.D. Chief HSA Evangelist AMD China OUTLINE: The Challenges with Computing Today Introducing Heterogeneous System Architecture (HSA)
More informationINTRODUCTION TO OPENCL TM A Beginner s Tutorial. Udeepta Bordoloi AMD
INTRODUCTION TO OPENCL TM A Beginner s Tutorial Udeepta Bordoloi AMD IT S A HETEROGENEOUS WORLD Heterogeneous computing The new normal CPU Many CPU s 2, 4, 8, Very many GPU processing elements 100 s Different
More informationCAUTIONARY STATEMENT This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) including, but not limited to the features, functionality, availability, timing,
More informationAMD RYZEN PROCESSOR WITH RADEON VEGA GRAPHICS CORPORATE BRAND GUIDELINES
AMD RYZEN PROCESSOR WITH RADEON VEGA GRAPHICS CORPORATE BRAND GUIDELINES VERSION 1 - FEBRUARY 2018 CONTACT Address Advanced Micro Devices, Inc 7171 Southwest Pkwy Austin, Texas 78735 United States Phone
More informationAMD APU and Processor Comparisons. AMD Client Desktop Feb 2013 AMD
AMD APU and Processor Comparisons AMD Client Desktop Feb 2013 AMD SUMMARY 3DMark released Feb 4, 2013 Contains DirectX 9, DirectX 10, and DirectX 11 tests AMD s current product stack features DirectX 11
More informationAMD IOMMU VERSION 2 How KVM will use it. Jörg Rödel August 16th, 2011
AMD IOMMU VERSION 2 How KVM will use it Jörg Rödel August 16th, 2011 AMD IOMMU VERSION 2 WHAT S NEW? 2 AMD IOMMU Version 2 Support in KVM August 16th, 2011 Public NEW FEATURES - OVERVIEW Two-level page
More informationPanel Discussion: The Future of I/O From a CPU Architecture Perspective
Panel Discussion: The Future of I/O From a CPU Architecture Perspective Brad Benton AMD, Inc. #OFADevWorkshop Issues Move to Exascale involves more parallel processing across more processing elements GPUs,
More informationAMD Graphics Team Last Updated February 11, 2013 APPROVED FOR PUBLIC DISTRIBUTION. 1 3DMark Overview February 2013 Approved for public distribution
AMD Graphics Team Last Updated February 11, 2013 APPROVED FOR PUBLIC DISTRIBUTION 1 3DMark Overview February 2013 Approved for public distribution 2 3DMark Overview February 2013 Approved for public distribution
More informationAutomatic Intra-Application Load Balancing for Heterogeneous Systems
Automatic Intra-Application Load Balancing for Heterogeneous Systems Michael Boyer, Shuai Che, and Kevin Skadron Department of Computer Science University of Virginia Jayanth Gummaraju and Nuwan Jayasena
More informationHeterogeneous Computing
Heterogeneous Computing Featured Speaker Ben Sander Senior Fellow Advanced Micro Devices (AMD) DR. DOBB S: GPU AND CPU PROGRAMMING WITH HETEROGENEOUS SYSTEM ARCHITECTURE Ben Sander AMD Senior Fellow APU:
More informationAMD CORPORATE TEMPLATE AMD Radeon Open Compute Platform Felix Kuehling
AMD Radeon Open Compute Platform Felix Kuehling ROCM PLATFORM ON LINUX Compiler Front End AMDGPU Driver Enabled with ROCm GCN Assembly Device LLVM Compiler (GCN) LLVM Opt Passes GCN Target Host LLVM Compiler
More informationAMD Graphics Team Last Updated April 29, 2013 APPROVED FOR PUBLIC DISTRIBUTION. 1 3DMark Overview April 2013 Approved for public distribution
AMD Graphics Team Last Updated April 29, 2013 APPROVED FOR PUBLIC DISTRIBUTION 1 3DMark Overview April 2013 Approved for public distribution 2 3DMark Overview April 2013 Approved for public distribution
More informationTHE PROGRAMMER S GUIDE TO THE APU GALAXY. Phil Rogers, Corporate Fellow AMD
THE PROGRAMMER S GUIDE TO THE APU GALAXY Phil Rogers, Corporate Fellow AMD THE OPPORTUNITY WE ARE SEIZING Make the unprecedented processing capability of the APU as accessible to programmers as the CPU
More informationADVANCED RENDERING EFFECTS USING OPENCL TM AND APU Session Olivier Zegdoun AMD Sr. Software Engineer
ADVANCED RENDERING EFFECTS USING OPENCL TM AND APU Session 2117 Olivier Zegdoun AMD Sr. Software Engineer CONTENTS Rendering Effects Before Fusion: single discrete GPU case Before Fusion: multiple discrete
More informationEFFICIENT SPARSE MATRIX-VECTOR MULTIPLICATION ON GPUS USING THE CSR STORAGE FORMAT
EFFICIENT SPARSE MATRIX-VECTOR MULTIPLICATION ON GPUS USING THE CSR STORAGE FORMAT JOSEPH L. GREATHOUSE, MAYANK DAGA AMD RESEARCH 11/20/2014 THIS TALK IN ONE SLIDE Demonstrate how to save space and time
More informationAMD ACCELERATING TECHNOLOGIES FOR EXASCALE COMPUTING FELLOW 3 OCTOBER 2016
AMD ACCELERATING TECHNOLOGIES FOR EXASCALE COMPUTING BILL.BRANTLEY@AMD.COM, FELLOW 3 OCTOBER 2016 AMD S VISION FOR EXASCALE COMPUTING EMBRACING HETEROGENEITY CHAMPIONING OPEN SOLUTIONS ENABLING LEADERSHIP
More information1 HiPEAC January, 2012 Public TASKS, FUTURES AND ASYNCHRONOUS PROGRAMMING
1 HiPEAC January, 2012 Public TASKS, FUTURES AND ASYNCHRONOUS PROGRAMMING TASK-PARALLELISM OpenCL, CUDA, OpenMP (traditionally) and the like are largely data-parallel models Their core unit of parallelism
More informationKVM CPU MODEL IN SYSCALL EMULATION MODE ALEXANDRU DUTU, JOHN SLICE JUNE 14, 2015
KVM CPU MODEL IN SYSCALL EMULATION MODE ALEXANDRU DUTU, JOHN SLICE JUNE 14, 2015 AGENDA Background & Motivation Challenges Native Page Tables Emulating the OS Kernel 2 KVM CPU MODEL IN SYSCALL EMULATION
More informationUnderstanding GPGPU Vector Register File Usage
Understanding GPGPU Vector Register File Usage Mark Wyse AMD Research, Advanced Micro Devices, Inc. Paul G. Allen School of Computer Science & Engineering, University of Washington AGENDA GPU Architecture
More informationEXPLOITING ACCELERATOR-BASED HPC FOR ARMY APPLICATIONS
EXPLOITING ACCELERATOR-BASED HPC FOR ARMY APPLICATIONS James Ross High Performance Technologies, Inc (HPTi) Computational Scientist Edward Carmack David Richie Song Park, Brian Henz and Dale Shires HPTi
More informationFUSION PROCESSORS AND HPC
FUSION PROCESSORS AND HPC Chuck Moore AMD Corporate Fellow & Technology Group CTO June 14, 2011 Fusion Processors and HPC Today: Multi-socket x86 CMPs + optional dgpu + high BW memory Fusion APUs (SPFP)
More informationHyperTransport Technology
HyperTransport Technology in 2009 and Beyond Mike Uhler VP, Accelerated Computing, AMD President, HyperTransport Consortium February 11, 2009 Agenda AMD Roadmap Update Torrenza, Fusion, Stream Computing
More informationSTREAMING VIDEO DATA INTO 3D APPLICATIONS Session Christopher Mayer AMD Sr. Software Engineer
STREAMING VIDEO DATA INTO 3D APPLICATIONS Session 2116 Christopher Mayer AMD Sr. Software Engineer CONTENT Introduction Pinned Memory Streaming Video Data How does the APU change the game 3 Streaming Video
More informationAccelerating Applications. the art of maximum performance computing James Spooner Maxeler VP of Acceleration
Accelerating Applications the art of maximum performance computing James Spooner Maxeler VP of Acceleration Introduction The Process The Tools Case Studies Summary What do we mean by acceleration? How
More informationMulti-core processors are here, but how do you resolve data bottlenecks in native code?
Multi-core processors are here, but how do you resolve data bottlenecks in native code? hint: it s all about locality Michael Wall October, 2008 part I of II: System memory 2 PDC 2008 October 2008 Session
More informationSCALING DGEMM TO MULTIPLE CAYMAN GPUS AND INTERLAGOS MANY-CORE CPUS FOR HPL
SCALING DGEMM TO MULTIPLE CAYMAN GPUS AND INTERLAGOS MANY-CORE CPUS FOR HPL Matthias Bach and David Rohr Frankfurt Institute for Advanced Studies Goethe University of Frankfurt I: INTRODUCTION 3 Scaling
More informationDesktop Telepresence Arrived! Sudha Valluru ViVu CEO
Desktop Telepresence Arrived! Sudha Valluru ViVu CEO 3 Desktop Telepresence Arrived! Video Collaboration market Telepresence Telepresence Cost Expensive Expensive HW HW Legacy Apps Interactivity ViVu CONFIDENTIAL
More informationINTERFERENCE FROM GPU SYSTEM SERVICE REQUESTS
INTERFERENCE FROM GPU SYSTEM SERVICE REQUESTS ARKAPRAVA BASU, JOSEPH L. GREATHOUSE, GURU VENKATARAMANI, JÁN VESELÝ AMD RESEARCH, ADVANCED MICRO DEVICES, INC. MODERN SYSTEMS ARE POWERED BY HETEROGENEITY
More information3D Numerical Analysis of Two-Phase Immersion Cooling for Electronic Components
3D Numerical Analysis of Two-Phase Immersion Cooling for Electronic Components Xudong An, Manish Arora, Wei Huang, William C. Brantley, Joseph L. Greathouse AMD Research Advanced Micro Devices, Inc. MOTIVATION
More informationCAUTIONARY STATEMENT This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) including, but not limited to
CAUTIONARY STATEMENT This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) including, but not limited to AMD s positioning in the datacenter market; expected
More informationSOLUTION TO SHADER RECOMPILES IN RADEONSI SEPTEMBER 2015
SOLUTION TO SHADER RECOMPILES IN RADEONSI SEPTEMBER 2015 PROBLEM Shaders are compiled in draw calls Emulating certain features in shaders Drivers keep shaders in some intermediate representation And insert
More informationOpenCL Implementation Of A Heterogeneous Computing System For Real-time Rendering And Dynamic Updating Of Dense 3-d Volumetric Data
OpenCL Implementation Of A Heterogeneous Computing System For Real-time Rendering And Dynamic Updating Of Dense 3-d Volumetric Data Andrew Miller Computer Vision Group Research Developer 3-D TERRAIN RECONSTRUCTION
More informationMIGRATION OF LEGACY APPLICATIONS TO HETEROGENEOUS ARCHITECTURES Francois Bodin, CTO, CAPS Entreprise. June 2011
MIGRATION OF LEGACY APPLICATIONS TO HETEROGENEOUS ARCHITECTURES Francois Bodin, CTO, CAPS Entreprise June 2011 FREE LUNCH IS OVER, CODES HAVE TO MIGRATE! Many existing legacy codes needs to migrate to
More informationHIGHLY PARALLEL COMPUTING IN PHYSICS-BASED RENDERING OpenCL Raytracing Based. Thibaut PRADOS OPTIS Real-Time & Virtual Reality Manager
HIGHLY PARALLEL COMPUTING IN PHYSICS-BASED RENDERING OpenCL Raytracing Based Thibaut PRADOS OPTIS Real-Time & Virtual Reality Manager INTRODUCTION WHO WE ARE 3 Highly Parallel Computing in Physics-based
More informationDesigning Natural Interfaces
Designing Natural Interfaces So what? Computers are everywhere C.T.D.L.L.C. Computers that don t look like computers. Computers that don t look like Computers Computers that don t look like Computers
More informationGestural and Cinematic Interfaces - DX11. David Brebner Unlimited Realities CTO
Gestural and Cinematic Interfaces - DX11 David Brebner Unlimited Realities CTO Gestural and Cinematic Interfaces DX11 Making an emotional connection with users 3 Unlimited Realities / Fingertapps About
More informationCAUTIONARY STATEMENT 1 AMD NEXT HORIZON NOVEMBER 6, 2018
CAUTIONARY STATEMENT This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) including, but not limited to AMD s positioning in the datacenter market; expected
More informationPattern-based analytics to estimate and track yield risk of designs down to 7nm
DAC 2017 Pattern-based analytics to estimate and track yield risk of designs down to 7nm JASON CAIN, MOUTAZ FAKHRY (AMD) PIYUSH PATHAK, JASON SWEIS, PHILIPPE HURAT, YA-CHIEH LAI (CADENCE) INTRODUCTION
More informationFusion Enabled Image Processing
Fusion Enabled Image Processing I Jui (Ray) Sung, Mattieu Delahaye, Isaac Gelado, Curtis Davis MCW Strengths Complete Tools Port, Explore, Analyze, Tune Training World class R&D team Leading Algorithms
More informationThe Rise of Open Programming Frameworks. JC BARATAULT IWOCL May 2015
The Rise of Open Programming Frameworks JC BARATAULT IWOCL May 2015 1,000+ OpenCL projects SourceForge GitHub Google Code BitBucket 2 TUM.3D Virtual Wind Tunnel 10K C++ lines of code, 30 GPU kernels CUDA
More informationACCELERATING MATRIX PROCESSING WITH GPUs. Nicholas Malaya, Shuai Che, Joseph Greathouse, Rene van Oostrum, and Michael Schulte AMD Research
ACCELERATING MATRIX PROCESSING WITH GPUs Nicholas Malaya, Shuai Che, Joseph Greathouse, Rene van Oostrum, and Michael Schulte AMD Research ACCELERATING MATRIX PROCESSING WITH GPUS MOTIVATION Matrix operations
More informationROCm: An open platform for GPU computing exploration
UCX-ROCm: ROCm Integration into UCX {Khaled Hamidouche, Brad Benton}@AMD Research ROCm: An open platform for GPU computing exploration 1 JUNE, 2018 ISC ROCm Software Platform An Open Source foundation
More informationNEXT-GENERATION MATRIX 3D IMMERSIVE USER INTERFACE [ M3D-IUI ] H Raghavendra Swamy AMD Senior Software Engineer
NEXT-GENERATION MATRIX 3D IMMERSIVE USER INTERFACE [ M3D-IUI ] H Raghavendra Swamy AMD Senior Software Engineer SESSION AGENDA Quick Keywords Abstract and Scope Introduction Current User Interface [ UI
More informationCAUTIONARY STATEMENT This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) including, but not limited to
CAUTIONARY STATEMENT This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) including, but not limited to AMD s strategy and focus, expected datacenter total
More informationAMD RYZEN CORPORATE BRAND GUIDELINES
AMD RYZEN CORPORATE BRAND GUIDELINES VERSION 4 - JULY 2017 CONTACT Address Advanced Micro Devices, Inc 7171 Southwest Pkwy Austin, Texas 78735 United States Phone Phone: 1-512-602-1000 Online Email: Brand.Team@amd.com
More informationGeneric System Calls for GPUs
Generic System Calls for GPUs Ján Veselý*, Arkaprava Basu, Abhishek Bhattacharjee*, Gabriel H. Loh, Mark Oskin, Steven K. Reinhardt *Rutgers University, Indian Institute of Science, Advanced Micro Devices
More informationFLASH MEMORY SUMMIT Adoption of Caching & Hybrid Solutions
FLASH MEMORY SUMMIT 2011 Adoption of Caching & Hybrid Solutions Market Overview 2009 Flash production reached parity with all other existing solid state memories in terms of bites. 2010 Overall flash production
More informationAMD EPYC CORPORATE BRAND GUIDELINES
AMD EPYC CORPORATE BRAND GUIDELINES VERSION 1 MAY 2017 CONTACT Address Advanced Micro Devices, Inc 7171 Southwest Pkwy Austin, Texas 78735 United States Phone 1-512-602-1000 Online Email: Brand.Team@amd.com
More informationAMD Radeon ProRender plug-in for Unreal Engine. Installation Guide
AMD Radeon ProRender plug-in for Unreal Engine Installation Guide This document is a guide on how to install and configure AMD Radeon ProRender plug-in for Unreal Engine. DISCLAIMER The information contained
More informationHPG 2011 HIGH PERFORMANCE GRAPHICS HOT 3D
HPG 2011 HIGH PERFORMANCE GRAPHICS HOT 3D AMD GRAPHIC CORE NEXT Low Power High Performance Graphics & Parallel Compute Michael Mantor AMD Senior Fellow Architect Michael.mantor@amd.com Mike Houston AMD
More informationRegMutex: Inter-Warp GPU Register Time-Sharing
RegMutex: Inter-Warp GPU Register Time-Sharing Farzad Khorasani* Hodjat Asghari Esfeden Amin Farmahini-Farahani Nuwan Jayasena Vivek Sarkar *farkhor@gatech.edu The 45 th International Symposium on Computer
More informationSequential Consistency for Heterogeneous-Race-Free
Sequential Consistency for Heterogeneous-Race-Free DEREK R. HOWER, BRADFORD M. BECKMANN, BENEDICT R. GASTER, BLAKE A. HECHTMAN, MARK D. HILL, STEVEN K. REINHARDT, DAVID A. WOOD JUNE 12, 2013 EXECUTIVE
More informationAMD AIB Partner Guidelines. Version February, 2015
AMD AIB Partner Guidelines Version 1.0 - February, 2015 The Purpose of This Document These guidelines provide direction for our Add-in-Board (AIB) partners and customers to market the benefits of AMD products
More informationclarmor: A DYNAMIC BUFFER OVERFLOW DETECTOR FOR OPENCL KERNELS CHRIS ERB, JOE GREATHOUSE, MAY 16, 2018
clarmor: A DYNAMIC BUFFER OVERFLOW DETECTOR FOR OPENCL KERNELS CHRIS ERB, JOE GREATHOUSE, MAY 16, 2018 ANECDOTE DISCOVERING A BUFFER OVERFLOW CPU GPU MEMORY MEMORY Data Data Data Data Data 2 clarmor: A
More informationGPGPU COMPUTE ON AMD. Udeepta Bordoloi April 6, 2011
GPGPU COMPUTE ON AMD Udeepta Bordoloi April 6, 2011 WHY USE GPU COMPUTE CPU: scalar processing + Latency + Optimized for sequential and branching algorithms + Runs existing applications very well - Throughput
More informationAMD HD3D Technology. Setup Guide. 1 AMD HD3D TECHNOLOGY: Setup Guide
AMD HD3D Technology Setup Guide 1 AMD HD3D TECHNOLOGY: Setup Guide Contents AMD HD3D Technology... 3 Frame Sequential Displays... 4 Supported 3D Display Hardware... 5 AMD Display Drivers... 5 Configuration
More information1 Presentation Title Month ##, 2012
1 Presentation Title Month ##, 2012 Malloc in OpenCL kernels Why and how? Roy Spliet Bsc. (r.spliet@student.tudelft.nl) Delft University of Technology Student Msc. Dr. A.L. Varbanescu Prof. Dr. Ir. H.J.
More informationMEASURING AND MODELING ON-CHIP INTERCONNECT POWER ON REAL HARDWARE
MEASURING AND MODELING ON-CHIP INTERCONNECT POWER ON REAL HARDWARE VIGNESH ADHINARAYANAN, INDRANI PAUL, JOSEPH L. GREATHOUSE, WEI HUANG, ASHUTOSH PATTNAIK, WU-CHUN FENG POWER AND ENERGY ARE FIRST-CLASS
More informationThe Road to the AMD. Fiji GPU. Featuring Die Stacking and HBM Technology 1 THE ROAD TO THE AMD FIJI GPU ECTC 2016 MAY 2015
The Road to the AMD Fiji GPU Featuring Die Stacking and HBM Technology 1 THE ROAD TO THE AMD FIJI GPU ECTC 2016 MAY 2015 Fiji Chip DETAILED LOOK 4GB High-Bandwidth Memory 4096-bit wide interface 512 GB/s
More informationLIQUIDVR TODAY AND TOMORROW GUENNADI RIGUER, SOFTWARE ARCHITECT
LIQUIDVR TODAY AND TOMORROW GUENNADI RIGUER, SOFTWARE ARCHITECT Bootstrapping the industry for better VR experience Complimentary to HMD SDKs It s all about giving developers the tools they want! AMD LIQUIDVR
More informationDriver Options in AMD Radeon Pro Settings. User Guide
Driver Options in AMD Radeon Pro Settings User Guide This guide will show you how to switch between Professional Mode and Gaming Mode when using Radeon Pro Software. DISCLAIMER The information contained
More informationFan Control in AMD Radeon Pro Settings. User Guide. This document is a quick user guide on how to configure GPU fan speed in AMD Radeon Pro Settings.
Fan Control in AMD Radeon Pro Settings User Guide This document is a quick user guide on how to configure GPU fan speed in AMD Radeon Pro Settings. DISCLAIMER The information contained herein is for informational
More informationRun Anywhere. The Hardware Platform Perspective. Ben Pollan, AMD Java Labs October 28, 2008
Run Anywhere The Hardware Platform Perspective Ben Pollan, AMD Java Labs October 28, 2008 Agenda Java Labs Introduction Community Collaboration Performance Optimization Recommendations Leveraging the Latest
More informationChanging your Driver Options with Radeon Pro Settings. Quick Start User Guide v2.1
Changing your Driver Options with Radeon Pro Settings Quick Start User Guide v2.1 This guide will show you how to switch between Professional Mode and Gaming Mode when using Radeon Pro Software. DISCLAIMER
More informationCilk Plus: Multicore extensions for C and C++
Cilk Plus: Multicore extensions for C and C++ Matteo Frigo 1 June 6, 2011 1 Some slides courtesy of Prof. Charles E. Leiserson of MIT. Intel R Cilk TM Plus What is it? C/C++ language extensions supporting
More informationAnatomy of AMD s TeraScale Graphics Engine
Anatomy of AMD s TeraScale Graphics Engine Mike Houston Design Goals Focus on Efficiency f(perf/watt, Perf/$) Scale up processing power and AA performance Target >2x previous generation Enhance stream
More informationMaximizing Six-Core AMD Opteron Processor Performance with RHEL
Maximizing Six-Core AMD Opteron Processor Performance with RHEL Bhavna Sarathy Red Hat Technical Lead, AMD Sanjay Rao Senior Software Engineer, Red Hat Sept 4, 2009 1 Agenda Six-Core AMD Opteron processor
More informationChanging your Driver Options with Radeon Pro Settings. Quick Start User Guide v3.0
Changing your Driver Options with Radeon Pro Settings Quick Start User Guide v3.0 This guide will show you how to switch between Professional Mode and Gaming Mode when using Radeon Pro Software. DISCLAIMER
More informationAMD S X86 OPEN64 COMPILER. Michael Lai AMD
AMD S X86 OPEN64 COMPILER Michael Lai AMD CONTENTS Brief History AMD and Open64 Compiler Overview Major Components of Compiler Important Optimizations Recent Releases Performance Applications and Libraries
More informationThe mobile computing evolution. The Griffin architecture. Memory enhancements. Power management. Thermal management
Next-Generation Mobile Computing: Balancing Performance and Power Efficiency HOT CHIPS 19 Jonathan Owen, AMD Agenda The mobile computing evolution The Griffin architecture Memory enhancements Power management
More informationD3D12 & Vulkan: Lessons learned. Dr. Matthäus G. Chajdas Developer Technology Engineer, AMD
D3D12 & Vulkan: Lessons learned Dr. Matthäus G. Chajdas Developer Technology Engineer, AMD D3D12 What s new? DXIL DXGI & UWP updates Root Signature 1.1 Shader cache GPU validation PIX D3D12 / DXIL DXBC
More informationMULTIMEDIA PROCESSING Real-time H.264 video enhancement by using AMD APP SDK
MULTIMEDIA PROCESSING Real-time H.264 video enhancement by using AMD APP SDK Wei-Lien Hsu AMD SMTS Gongyuan Zhuang AMD MTS OUTLINE Motivation OpenDecode Video deblurring algorithms Acceleration by clamdfft
More informationAMD SEV Update Linux Security Summit David Kaplan, Security Architect
AMD SEV Update Linux Security Summit 2018 David Kaplan, Security Architect WHY NOT TRUST THE HYPERVISOR? Guest Perspective o Hypervisor is code I don t control o I can t tell if the hypervisor is compromised
More informationHPCA 18. Reliability-aware Data Placement for Heterogeneous memory Architecture
HPCA 18 Reliability-aware Data Placement for Heterogeneous memory Architecture Manish Gupta Ψ, Vilas Sridharan*, David Roberts*, Andreas Prodromou Ψ, Ashish Venkat Ψ, Dean Tullsen Ψ, Rajesh Gupta Ψ Ψ *
More informationGraphics Hardware 2008
AMD Smarter Choice Graphics Hardware 2008 Mike Mantor AMD Fellow Architect michael.mantor@amd.com GPUs vs. Multi-core CPUs On a Converging Course or Fundamentally Different? Many Cores Disruptive Change
More informationDR. LISA SU
CAUTIONARY STATEMENT This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) including, but not limited to AMD s strategy and focus, expected datacenter total
More informationVulkan (including Vulkan Fast Paths)
Vulkan (including Vulkan Fast Paths) Łukasz Migas Software Development Engineer WS Graphics Let s talk about OpenGL (a bit) History 1.0-1992 1.3-2001 multitexturing 1.5-2003 vertex buffer object 2.0-2004
More informationMicrosoft Windows 2016 Mellanox 100GbE NIC Tuning Guide
Microsoft Windows 2016 Mellanox 100GbE NIC Tuning Guide Publication # 56288 Revision: 1.00 Issue Date: June 2018 2018 Advanced Micro Devices, Inc. All rights reserved. The information contained herein
More informationPROTECTING VM REGISTER STATE WITH AMD SEV-ES DAVID KAPLAN LSS 2017
PROTECTING VM REGISTER STATE WITH AMD SEV-ES DAVID KAPLAN LSS 2017 BACKGROUND-- HARDWARE MEMORY ENCRYPTION AMD Secure Memory Encryption (SME) / AMD Secure Encrypted Virtualization (SEV) Hardware AES engine
More informationNUMA Topology for AMD EPYC Naples Family Processors
NUMA Topology for AMD EPYC Naples Family Publication # 56308 Revision: 0.70 Issue Date: May 2018 Advanced Micro Devices 2018 Advanced Micro Devices, Inc. All rights reserved. The information contained
More informationAMD Security and Server innovation
presented by AMD Security and Server innovation UEFI PlugFest March 18-22, 2013 Roger Lai AMD TATS BIOS Development Group Updated 2011-06-01 UEFI Spring PlugFest March 2013 www.uefi.org 1 Agenda Exciting
More informationIntroducing NVDIMM-X: Designed to be the World s Fastest NAND-Based SSD Architecture and a Platform for the Next Generation of New Media SSDs
, Inc. Introducing NVDIMM-X: Designed to be the World s Fastest NAND-Based SSD Architecture and a Platform for the Next Generation of New Media SSDs Doug Finke Director of Product Marketing September 2016
More informationINTRODUCING RYZEN MARCH
INTRODUCING RYZEN MARCH 2018 1 WHAT WE WILL COVER TODAY 5 Things to Know about AMD AMD Ryzen TM Mobile Processors AMD SenseMI Smart Features Key Things to Remember INTRODUCING RYZEN MARCH 2018 32 5 Things
More informationAMD Radeon ProRender plug-in for Universal Scene Description. Installation Guide
AMD Radeon ProRender plug-in for Universal Scene Description Installation Guide This document is a guide on how to install and configure AMD Radeon ProRender plug-in for Universal Scene Description (USD).
More informationSolid State Graphics (SSG) SDK Setup and Raw Video Player Guide
Solid State Graphics (SSG) SDK Setup and Raw Video Player Guide PAGE 1 Radeon Pro SSG SDK Setup To enable you to access the capabilities of the Radeon Pro SSG card, it comes with extensions for Microsoft
More information* ENDNOTES: RVM-26 AND RZG-01.
2 * ENDNOTES: RVM-26 AND RZG-01. 3 4 5 6 7 *SEE ENDNOTES GD-126 ** RESULTS MAY VARY. SEE ENDNOTES RZP-31 8 * SEE ENDNOTES: RZP-31 ** SEE ENDNOTES: GD-126 *** AMD DEFINES PREMIUM PROCESSOR COOLING AS A
More informationPOWER DELIVERY CHALLENGES FOR NEXT GENERATION HIGH PERFORMANCE SOCS
POWER DELIVERY CHALLENGES FOR NEXT GENERATION HIGH PERFORMANCE SOCS Stephen Kosonocky AMD Senior Fellow AGENDA High Performance APU Overview Voltage rail requirements IP components Fine grain power gating
More informationMemory Population Guidelines for AMD EPYC Processors
Memory Population Guidelines for AMD EPYC Processors Publication # 56301 Revision: 0.70 Issue Date: July 2018 Advanced Micro Devices 2018 Advanced Micro Devices, Inc. All rights reserved. The information
More informationUser Manual. Nvidia Jetson Series Carrier board Aetina ACE-N622
User Manual Nvidia Jetson Series Carrier board Aetina ACE-N622 i Document Change History Version Date Description Authors V1 2018/05/23 Initial Release. Eric Chu V2 2018/06/22 Specification change Eric
More information1401 HETEROGENEOUS HPC How Fusion Designs Can Advance Science
1401 HETEROGENEOUS HPC How Fusion Designs Can Advance Science Ben Bergen Los Alamos National Laboratory Research Scientist Marcus Daniels Los Alamos National Laboratory Research Scientist VPIC Team Brian
More informationPCCC WORKSHOP:AMD の最新製品戦略とプラットフォームソリューション FEBRUARY 19 TH 2016 HIDETOSHI IWASA, FAE MANAGER AMD JAPAN
PCCC WORKSHOP:AMD の最新製品戦略とプラットフォームソリューション FEBRUARY 19 TH 2016 HIDETOSHI IWASA, FAE MANAGER AMD JAPAN BUILDING ON A HERITAGE OF INNOVATION 64-bit x86 Hardware Virtualization Enablement Integrated Memory
More informationオープンソ プンソース技術者のための AMD 最新テクノロジーアップデート 日本 AMD 株式会社 マーケティング ビジネス開発本部 エンタープライズプロダクトマーケティング部 山野 洋幸
AMD AMD CPU 2 Happy 6 th Birthday AMD Opteron Processor 3 6コア Istanbul : 完全な進捗状況 Executing months ahead of schedule In collaboration with GLOBALFOUNDRIES: first tapeout to production World s only six-core
More informationResource Saving: Latest Innovation in Optimized Cloud Infrastructure
Resource Saving: Latest Innovation in Optimized Cloud Infrastructure CloudFest 2018 Presented by Martin Galle, Director FAE We Keep ITSupermicro Green 2018 Cloud Computing Development Technology Evolution
More informationHigh Performance Graphics 2010
High Performance Graphics 2010 1 Agenda Radeon 5xxx Product Family Highlights Radeon 5870 vs. 4870 Radeon 5870 Top-Level Radeon 5870 Shader Core References / Links / Screenshots Questions? 2 ATI Radeon
More informationForza Horizon 4 Benchmark Guide
Forza Horizon 4 Benchmark Guide Copyright 2018 Playground Games Limited. The Playground Games name and logo, the Forza Horizon 4 name and logo and the Forza Horizon 4 insignia are trademarks of Playground
More informationThermal Design Guide for Socket SP3 Processors
Thermal Design Guide for Socket SP3 Processors Publication # 55423 Rev: 3.00 Issue Date: November 2017 2017 Advanced Micro Devices, Inc. All rights reserved. The information contained herein is for informational
More information