Design and Research of Virtual Instrument Development Board

Size: px
Start display at page:

Download "Design and Research of Virtual Instrument Development Board"

Transcription

1 Design and Research of Virtual Instrument Development Board Lin Zhang 1, Taizhou Li 2, and Zhuo Chen 2 1 School of Mechanical and Engineering, Huazhong University of Science and Technology 2 School of Electronic Information, Wuhan University @qq.com Abstract. At present, the technology of virtual instrument has been developed very quickly in the field of electronic measurement and automatic control. The virtual instrument is a kind of functional instrument combining of software and hardware.this article is from the perspective of exploration and research, and as a reference when encounter hardware problems in the research and development of virtual instrument. Virtual Instrument Development board, based on LabVIEW development platform, can achieve virtual oscilloscope, virtual signal generator, virtual spectrum analyzer and so on. And the use of virtual reality on the oscilloscope signal testing and analysis, while the virtual signal generator's output signal also had a measured and analysis, the results are satisfactory, the virtual spectrum analyzer at the request of the software is relatively high, in this paper did not achieve this feature, but the hardware has been tested successfully. Keywords: Virtual Instrument Development board, DSP, FPGA(CPLD), SCM, LabVIEW,Quartus II. 1 The Conception of Virtual Instrument As traditional instruments, virtual instruments contain the same data acquisition and control, data analysis, which resulted in the expression of three function modules. Virtual instrument in a transparent way combines the computer resources and equipment hardware testing capabilities to achieve functional operation of the instrument. Virtual instrument with a variety of icons or controls simulates a variety of conventional devices on the virtual instrument panel. By kinds of icons to achieve instrument power switch-off; The button icons from a variety of test signals to set the "magnification", "channel" and parameters; A variety of display controls use values or waveforms to display measurement or analysis results; Using computer mouse and keyboards operation to simulate the traditional practice on the instrument panel; Using a flow chart of the graphical programming software to achieve a variety of signals measurement and data analysis. Electrical parameters based on virtual instrument by the tester hardware and software, most of the structure percent. Virtual instrument hardware usually consists of general-purpose computer and peripheral hardware devices. General-purpose computer can be a notebook computer, desktop computers or workstations. GPIB peripheral hardware devices can choose the S. Lin and X. Huang (Eds.): CSEE 2011, Part I, CCIS 214, pp , Springer-Verlag Berlin Heidelberg 2011

2 232 L. Zhang, T. Li, and Z. Chen system, vxl system, PXI systems, data mining collection system or other systems, and you can also choose from two or more systems consisting of hybrid systems. One of the most simple and cheapest form of ISA or PCI bus based data acquisition card, or based on RS or USB bus portable data acquisition module. Virtual instrument software, including operating systems, instrument drivers and application software at three levels. Operating system can be WindowSgx/NT/2000/XP, SUN05, Linux and so on. Instrument driver software is the direct control made a variety of hardware interface drivers, and application software and peripheral equipment drive hardware modules to achieve a communication link. Functional applications include software programs to achieve equipment and implement virtual instrument panel. The user through the virtual surface Interact communicates with the virtual instrument panel. 2 The Choice of Virtual Instrument's Development Environment Currently, the test system used for virtual instrument development, and relatively mature software platform, there are two main categories: one category is common visualization software programming environment, and there are Microsoft's Visual C + + and Visual Basic, inprise company's Delphi and C + + Builder, etc.; the other is the introduction of a number of companies dedicated to the development of software programming virtual instruments Environment, mainly Agilent Company (former HP company, a separate company) Agilent graphical programming environment VEE, NI's Lab VIEW graphical programming environment, and text programming environment Lab Windows / CVI. Common visualization software VB, VC, Delphi, are based on the text of a certain graphical features of the programming language. They are just text language graphical environments Or as support visual environments, not the graphical languages. Development of virtual instrument application softwares based on these platforms, require a lot of text programming languages,therefore the difficulty was increased, difficult to upgrade, and the efficiency is not high. A dedicated virtual instrument software, instrument-oriented interactive C language development platform Lab Windows / CVI has programming simple and intuitive that they have to provide automatic code generation and a large number of standardized instruments meet VPP driver source code available for reference and use, etc., is a virtual instrument system integrators to use more of the software programming environment for the formation of large multi-based test systems or complex virtual instrument. Agilent VEE and Lab VIEW is a graphical programming environment or as G programming environment and programming language used is different from the text of the flowchart programming method, suitable for professionals formed small test systems and simple virtual instrument. 3 Design of Virtual Instrument Development Board 3.1 Design of MCU and PC RS232 Computer Interface with the PC Because PC-232 logic level is different from MCU interface level, so you need level conversion, PC machines only can communicate with the microcontroller.

3 Design and Research of Virtual Instrument Development Board 233 Fig. 1. MAX232 chip design for applications with PC computer interface PS / 2 Interface 1: data line (DATA); Figure. 1 MCU and PC computer interface circuits Figure. 2 SP / 2 wins 0 figure cited 2: Not used: 3: Power ground (GND); 4: Power (+5 V); 5: Clock (CL K); 6: not used Now widely used PC, PS / 2 interface is miniodin6pin connector, and PS / 2 devices are the main from the points, female socket with the master device from the vice device using Male plug. Now widely used PS / 2 keyboard and mouse are working under the vice device. PS / 2 interface clock and data lines are open collector structure, must be an external pull-up resistor (generally Pull-up resistor to set the main device 1.Data communication between master and slave synchronous serial bidirectional transmission, the clock signal from the Generated from the device). Fig. 2. PS/2 pin 3.2 CPLD Application Circuit Design CPLD Hardware Design Because many of the virtual instrument development equipment, instruments, need to work on high speed, so I use CPLD chip to achieve. One chip manufacturer, is used as

4 234 L. Zhang, T. Li, and Z. Chen the mainstream-altera CPLD, mainly due to the cost-effective feature of ALTER, and because the free build environment, the company's chips in many instruments devices have applications, such as with the 7000S series EPM7128SLC84-6 chip. This development board with CPLD is to achieve a special selection of waveform and high-speed transformation, meanwhile, CPLD and DSP-left interface, can achieve spectral analysis, high-speed oscilloscopes and other functions. Fig. 3. CPLD(EPM7128SLC84 15) Design of CPLD Interface with AD As a result of CPLD interface with the AD, through the CPLD to achieve Data buffer and primary treatment, AD in 12 bit AD1674, AD1674 minimum conversion time l0us, Fig. 4. AD circuit

5 Design and Research of Virtual Instrument Development Board 235 can choose the less precision of speed 8-bit AD to make higher conversion. Then, higher in accuracy can be used 12-bit, general requirements for precision can be achieved in the virtual instrument development board. Consequently, this chip can complete the application needs, different requirements for the development of virtual instruments CPLD Interface Design and DA Fig. 5. DA circuit JTAG Interface JTAG is the FPGA (CPLD) program download interface, using ByteBlasterMV parallel download cable, ByteBlasterMV parallel download cable has standard parallel port connector with the PC's 25-pin, support 3.3V Vcc voltage Or 5.OV,allowing PC users from the MAX + PLUS II or Quartus II development software to download the data. Fig. 6. JTAG Interface 3.3 Low Pass Filter Design Figure 7 for the 30MHz-pass filter design parameters and circuit diagram.

6 236 L. Zhang, T. Li, and Z. Chen Fig MHz low-pass filter 3.4 Single Chip Design Figure 8 is the minimum external circuit of single chip ATM89S52.the microcontroller bidirectional data bus as port PO which connected with the CPLD's 10.one-way read-write control output control bus including the Rd and Wr, address latch signal ALE (AddressLockEnable). 232 serial access microcontroller achieve Serial Port Communication, and Pl connect with DDS chip complete data transfer, register the command bus. The relationship of the DDS output frequency f0,the reference clock fr, the phase accumulator length N and the frequency control word FSW is: fo = fr.fsw/2n DDS frequency resolution is: AfO = fr/2n Because the maximum DDS output frequency by the Nyquist sampling theorem limit, so: fmax = fr / 2 [1 1] Currently, DDS products have Qualcomm's Q2334, Q2368; AD's AD7008, AD9850, AD9851, etc., This development board uses the company's AD9851 AD design. Meanwhile, SCM needs to do data type conversion. Fig. 8. Basic circuit microcontroller

7 Design and Research of Virtual Instrument Development Board Reservation and DSP Interface Fig. 9. Interface with DSP 4 Verilog HDL Language Design Triangular Wave Generator 4.1 Keil C Compiler Environment Cx51 compiler and expansion of the 8051 traditional microprocessor optimized C compiler and library reference. Fig. 10. Keil C interface 4.2 Build Successful Window Fig. 11. Build successful window

8 238 L. Zhang, T. Li, and Z. Chen 5 The Test of Signal Generator Serial debugging assistantis an indispensable tool in the research of the microcontroller serial PC with SCM communication, and virtual instrument development board uses serial communication, so I applied to serial debugging assistant for testing the development board. Figure 12 for the test signal generator waveform. Fig. 12. signal generator waveform References [1] IEEE A Smart Transducer Interface for Sensors and Actuators-Transducer to Microprocessor Communication Protocols and Transducer Electronic Data Sheet (TEDS) Formats. IEEE Standards Department [2] Andrade, H.A., Kovner, S.: Software synthesis from dataflow models for G and LabVIEW TM. In: IEEE (ed.) Proceedings of the IEEE Conference Record of the 32nd Asilomar Conference on Signals, Systems and Computers, vol. 2. IEEE, Pacific Grove (1998) [3] Goldberg, H.: What is Virtual Instrumentation? IEEE Instrumentation and Measurement Magazine 3(4) (2000)

Design and Implementation of CNC Operator Panel Control Functions Based on CPLD. Huaqun Zhan, Bin Xu

Design and Implementation of CNC Operator Panel Control Functions Based on CPLD. Huaqun Zhan, Bin Xu Advanced Materials Research Online: 2013-07-31 ISSN: 1662-8985, Vol. 722, pp 428-432 doi:10.4028/www.scientific.net/amr.722.428 2013 Trans Tech Publications, Switzerland Design and Implementation of CNC

More information

Intelligent Pressure Measuring System

Intelligent Pressure Measuring System Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IJCSMC, Vol. 3, Issue.

More information

High Speed SPI Slave Implementation in FPGA using Verilog HDL

High Speed SPI Slave Implementation in FPGA using Verilog HDL High Speed SPI Slave Implementation in FPGA using Verilog HDL Mr. Akshay K. Shah Abstract SPI (Serial Peripheral Interface) is a synchronous serial communication interface for short distance communication.

More information

EE 231 Fall EE 231 Lab 2

EE 231 Fall EE 231 Lab 2 EE 231 Lab 2 Introduction to Verilog HDL and Quartus In the previous lab you designed simple circuits using discrete chips. In this lab you will do the same but by programming the CPLD. At the end of the

More information

Introduction to LabVIEW and NI Hardware Platform

Introduction to LabVIEW and NI Hardware Platform Introduction to LabVIEW and NI Hardware Platform Corrie Botha Platform-Based Approach 2 With LabVIEW, You Can Program the Way You Think 3 With LabVIEW, You Can Program the Way You Think The graphical,

More information

PCI to SH-3 AN Hitachi SH3 to PCI bus

PCI to SH-3 AN Hitachi SH3 to PCI bus PCI to SH-3 AN Hitachi SH3 to PCI bus Version 1.0 Application Note FEATURES GENERAL DESCRIPTION Complete Application Note for designing a PCI adapter or embedded system based on the Hitachi SH-3 including:

More information

Usable gates 600 1,250 2,500 5,000 10,000 Macrocells Logic array blocks Maximum user I/O

Usable gates 600 1,250 2,500 5,000 10,000 Macrocells Logic array blocks Maximum user I/O MAX 3000A Programmable Logic Device Family June 2006, ver. 3.5 Data Sheet Features... High performance, low cost CMOS EEPROM based programmable logic devices (PLDs) built on a MAX architecture (see Table

More information

Research on function and design of virtual instrument based on LabVIEW Technology

Research on function and design of virtual instrument based on LabVIEW Technology Available online www.jocpr.com Journal of Chemical and Pharmaceutical Research, 2014, 6(6):1099-1104 Research Article ISSN : 0975-7384 CODEN(USA) : JCPRC5 Research on function and design of virtual instrument

More information

EB-51 Low-Cost Emulator

EB-51 Low-Cost Emulator EB-51 Low-Cost Emulator Development Tool for 80C51 Microcontrollers FEATURES Emulates 80C51 Microcontrollers and Derivatives Real-Time Operation up to 40 MHz 3.3V or 5V Voltage Operation Source-Level Debugger

More information

Install the Software and Hardware

Install the Software and Hardware WHERE TO START WITH YOUR NI 4350/4351 This document explains how to begin using your National Instruments 4350/4351 high-precision temperature and voltage meters. The NI 4350/4351 (NI 435x) products include

More information

Human heart rate detector based on photoelectric volume

Human heart rate detector based on photoelectric volume Abstract Human heart rate detector based on photoelectric volume Jian Du, Jie Hu Southwest Petroleum University, Chengdu 610500, China. At present, the most effective and intuitionistic method for detecting

More information

Design of New Oscillograph based on FPGA

Design of New Oscillograph based on FPGA Available online at www.sciencedirect.com Procedia Engineering 23 (2011) 60 64 Design of New Oscillograph based on FPGA Hu Haoran,ZHANG Fei School of Computer & Information, Anqing Teachers College, Anqing

More information

Lab 2: Introduction to Verilog HDL and Quartus

Lab 2: Introduction to Verilog HDL and Quartus Lab 2: Introduction to Verilog HDL and Quartus September 16, 2008 In the previous lab you designed simple circuits using discrete chips. In this lab you will do the same but by programming the CPLD. At

More information

CPLD board datasheet EB

CPLD board datasheet EB CPLD board datasheet EB020-00-3 Contents. About this document... 2 2. General information... 3 3. Board layout... 4 4. Testing this product... 5 5. Circuit description... 6 Appendix Circuit diagram Copyright

More information

Design and Implementation of LED Display Screen Controller based on STM32 and FPGA Chi Zhang 1,a, Xiaoguang Wu 1,b and Chengjun Zhang 1,c

Design and Implementation of LED Display Screen Controller based on STM32 and FPGA Chi Zhang 1,a, Xiaoguang Wu 1,b and Chengjun Zhang 1,c Applied Mechanics and Materials Online: 2012-12-27 ISSN: 1662-7482, Vols. 268-270, pp 1578-1582 doi:10.4028/www.scientific.net/amm.268-270.1578 2013 Trans Tech Publications, Switzerland Design and Implementation

More information

Design and Implement of CH376 Driver Based on FPGA

Design and Implement of CH376 Driver Based on FPGA 2012 International Conference on Image, Vision and Computing (ICIVC 2012) IPCSIT vol. 50 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V50.21 Design and Implement of CH376 Driver Based

More information

Improvement of the Communication Protocol Conversion Equipment Based on Embedded Multi-MCU and μc/os-ii

Improvement of the Communication Protocol Conversion Equipment Based on Embedded Multi-MCU and μc/os-ii Improvement of the Communication Protocol Conversion Equipment Based on Embedded Multi-MCU and μc/os-ii P. Sai Chaitanya & T. Sandeep ECE Department, Varadha Reddy College of Engineering, Hasanparthy,

More information

ALTERA FPGAs Architecture & Design

ALTERA FPGAs Architecture & Design ALTERA FPGAs Architecture & Design Course Description This course provides all theoretical and practical know-how to design programmable devices of ALTERA with QUARTUS-II design software. The course combines

More information

Applied mechanics and applied technology in fuel injection pump bench. Rotational speed measurement system design based on CPLD

Applied mechanics and applied technology in fuel injection pump bench. Rotational speed measurement system design based on CPLD Advanced Materials Research Online: 2014-03-24 ISSN: 1662-8985, Vol. 910, pp 316-319 doi:10.4028/www.scientific.net/amr.910.316 2014 Trans Tech Publications, Switzerland Applied mechanics and applied technology

More information

ECE 353 Lab 3. MIDI Note Number Display. Lab Info. Electrical and Computer Engineering

ECE 353 Lab 3. MIDI Note Number Display. Lab Info. Electrical and Computer Engineering ECE 353 Lab 3 MIDI Note Number Display Lab Info Board Demonstration 2 Build Process Board Assembly Verilog Programming Plan State Machine Synthesis Simulation Burning the Program Testing MIDI-OX Logic

More information

PSIM Tutorial. How to Use SPI in F2833x Target. February Powersim Inc.

PSIM Tutorial. How to Use SPI in F2833x Target. February Powersim Inc. PSIM Tutorial How to Use SPI in F2833x Target February 2013-1 - Powersim Inc. With the SimCoder Module and the F2833x Hardware Target, PSIM can generate ready-to-run codes for DSP boards that use TI F2833x

More information

5. Configuring Cyclone FPGAs

5. Configuring Cyclone FPGAs 5. Configuring Cyclone FPGAs C51013-1.5 Introduction You can configure Cyclone TM FPGAs using one of several configuration schemes, including the active serial (AS) configuration scheme. This scheme is

More information

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE Assertion Based Verification of I2C Master Bus Controller with RTC Sagar T. D. M.Tech Student, VLSI Design and Embedded Systems BGS Institute of Technology,

More information

EE 231 Fall Lab 1: Introduction to Verilog HDL and Altera IDE

EE 231 Fall Lab 1: Introduction to Verilog HDL and Altera IDE Lab 1: Introduction to Verilog HDL and Altera IDE Introduction In this lab you will design simple circuits by programming the Field-Programmable Gate Array (FPGA). At the end of the lab you should be able

More information

13. Configuring Stratix & Stratix GX Devices

13. Configuring Stratix & Stratix GX Devices 13. Configuring Stratix & Stratix GX Devices S52013-2.0 Introduction You can configure Stratix TM and Stratix GX devices using one of several configuration schemes. All configuration schemes use either

More information

CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8

CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8 CONTENTS CHAPTER 1 Introduction of the tnano Board... 2 1.1 Features...2 1.2 About the KIT...4 1.3 Getting Help...4 CHAPTER 2 tnano Board Architecture... 5 2.1 Layout and Components...5 2.2 Block Diagram

More information

A Reconfigurable Smart Sensor Interface for Industrial WSN in IOT Environment

A Reconfigurable Smart Sensor Interface for Industrial WSN in IOT Environment A Reconfigurable Smart Sensor Interface for Industrial WSN in IOT Environment 1 R N S Sunil Veda ; 2 N.Veeraih & 3 S.Neelima 1 M.Tech (VLSI & Embedded System), 2 Asst.Professor, 3 HOD, Assoc.Proffesor,

More information

Design of analog acquisition and storage system about airborne flight data recorder

Design of analog acquisition and storage system about airborne flight data recorder 3rd International Conference on Mechatronics, Robotics and Automation (ICMRA 2015) Design of analog acquisition and storage system about airborne flight data recorder Changyou Li 1, a, Pengfei Sun 1, b

More information

Research on Mine Gas Monitoring System Based on Single-chip Microcomputer

Research on Mine Gas Monitoring System Based on Single-chip Microcomputer 2018 2nd International Conference on Systems, Computing, and Applications (SYSTCA 2018) Research on Mine Gas Monitoring System Based on Single-chip Microcomputer Shusen Meng Jiangsu Vocational Institute

More information

4. Configuring Cyclone II Devices

4. Configuring Cyclone II Devices 4. Configuring Cyclone II Devices CII51013-2.0 Introduction Cyclone II devices use SRAM cells to store configuration data. Since SRAM memory is volatile, configuration data must be downloaded to Cyclone

More information

The Design of the Embedded WEB Server Based on ENC28J60

The Design of the Embedded WEB Server Based on ENC28J60 Available online at www.sciencedirect.com Procedia Engineering 15 (2011) 2670 2674 Advanced in Control Engineering and Information Science The Design of the Embedded WEB Server Based on ENC28J60 Shisheng

More information

On-chip temperature-based digital signal processing for customized wireless microcontroller

On-chip temperature-based digital signal processing for customized wireless microcontroller On-chip temperature-based digital signal processing for customized wireless microcontroller Siti Farhah Razanah Faezal 1, *, Mohd Nazrin Md Isa 1, Azizi Harun 1, Shaiful Nizam Mohyar 1, and Asral Bahari

More information

TI s PCI2040 PCI-to-DSP Bridge

TI s PCI2040 PCI-to-DSP Bridge TI s PCI2040 PCI-to-DSP Bridge Brian G. Carlson - Sr. DSP Engineer DNA Enterprises, Inc. August 5, 1999 E-mail: bcarlson@dnaent.com 1 Agenda Introduction to the PCI Bus DSP Host Port Interface (HPI) Overview

More information

Configuring SRAM-Based LUT Devices

Configuring SRAM-Based LUT Devices Configuring SRAM-Based LUT Devices February 2002, ver. 3.0 Application Note 116 Introduction APEX TM II, APEX 20K, Mercury TM, ACEX TM 1K, FLEX 10K, and FLEX 6000 devices can be configured using one of

More information

System-on-a-Programmable-Chip (SOPC) Development Board

System-on-a-Programmable-Chip (SOPC) Development Board System-on-a-Programmable-Chip (SOPC) Development Board Solution Brief 47 March 2000, ver. 1 Target Applications: Embedded microprocessor-based solutions Family: APEX TM 20K Ordering Code: SOPC-BOARD/A4E

More information

User Manual. Printed: 11/6/2013 Filename: NATUM1 - National Instruments I/O Device for V+ User Manual, V1.1 Copyright 2003, SimPhonics Incorporated

User Manual. Printed: 11/6/2013 Filename: NATUM1 - National Instruments I/O Device for V+ User Manual, V1.1 Copyright 2003, SimPhonics Incorporated National Instruments I/O Device for V+ User Manual SimPhonics Incorporated Printed: 11/6/2013 Filename: NATUM1 - National Instruments I/O Device for V+ User Manual, V1.1 Copyright 2003, SimPhonics Incorporated

More information

Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices

Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices December 1999, ver. 1.02 Application Note 116 Introduction APEX TM 20K, FLEX 10K, and FLEX 6000 devices can be configured using one of six configuration

More information

Data Acquisition Laboratory

Data Acquisition Laboratory Session 2559 Data Acquisition Laboratory Asad Yousuf Savannah State University Abstract The essential element to automate your system for data collection and analysis is termed as the data acquisition.

More information

3.3V regulator. JA H-bridge. Doc: page 1 of 7

3.3V regulator. JA H-bridge. Doc: page 1 of 7 Digilent Cerebot Board Reference Manual Revision: 11/17/2005 www.digilentinc.com 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview The Digilent Cerebot Board is a useful tool for

More information

Keywords: Motion Capture System, Virtual Interaction, Wireless Sensor Network, Motion Builder

Keywords: Motion Capture System, Virtual Interaction, Wireless Sensor Network, Motion Builder Advances in Engineering Research (AER), volume 107 2nd International Conference on Materials Engineering and Information Technology Applications (MEITA 2016) Study of Virtual Interaction System based on

More information

McuProg MCU On Board and Off line programmer

McuProg MCU On Board and Off line programmer 4F., No.7, Ln. 143, Xinming Rd., Neihu Dist., Taipei City 114, Taiwan McuProg MCU On Board and Off line programmer The Innovative solution to update the MCU on board and Offline MCU supported: STM32 (check

More information

Chapter 2 ICB Architecture Chapter 3 Board Components GPIO Interface RS-232 Interface RS-485 Interface...

Chapter 2 ICB Architecture Chapter 3 Board Components GPIO Interface RS-232 Interface RS-485 Interface... 1 CONTENTS Chapter 1 Introduction... 3 1.1 Features...3 1.2 About the Kit...4 1.3 Getting Help...5 Chapter 2 ICB Architecture... 6 2.1 Layout and Components...6 2.2 Block Diagram of the ICB...7 Chapter

More information

USB BitJetLite Download Cable

USB BitJetLite Download Cable USB BitJetLite Download Cable User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Product Version: 1.0 Document Version: 1.0 Document Date: Copyright 2010,.All

More information

Research of tooling test signal collection and analysis Guozhuang Liang 1, a, Xuan Chen 1,b,Yufeng Yao 2,c

Research of tooling test signal collection and analysis Guozhuang Liang 1, a, Xuan Chen 1,b,Yufeng Yao 2,c 5th International Conference on Information Engineering for Mechanics and Materials (ICIMM 2015) Research of tooling test collection and analysis Guozhuang Liang 1, a, Xuan Chen 1,b,Yufeng Yao 2,c 1 School

More information

QuartusII.doc 25/02/2005 Page 1

QuartusII.doc 25/02/2005 Page 1 1 Start Icon... 2 1.1 The Quartus II Screen... 2 2 Project creation... 2 3 Schematic entry... 5 3.1 Create new drawing... 5 3.2 Symbol selection... 7 3.3 Placement of an AND gate... 8 3.4 Deleting a symbol...

More information

Chapter 1 Overview of Digital Systems Design

Chapter 1 Overview of Digital Systems Design Chapter 1 Overview of Digital Systems Design SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 8, 2017 Why Digital Design? Many times, microcontrollers

More information

The hardware implementation of PXI/PXIe consists of a chassis, controller or computer interface, and peripheral cards.

The hardware implementation of PXI/PXIe consists of a chassis, controller or computer interface, and peripheral cards. Introduction PCI extensions for Instrumentation or PXI is a computer based hardware and software platform for test and measurement systems. Developed in the late 1990 s as an open industry standard based

More information

Introduction to VHDL Design on Quartus II and DE2 Board

Introduction to VHDL Design on Quartus II and DE2 Board ECP3116 Digital Computer Design Lab Experiment Duration: 3 hours Introduction to VHDL Design on Quartus II and DE2 Board Objective To learn how to create projects using Quartus II, design circuits and

More information

CIRCUIT DESIGN. is published monthly by: UP Media Group Inc Powers Ferry Road, Ste. 600 Atlanta, GA Tel (678) Fax (678)

CIRCUIT DESIGN. is published monthly by: UP Media Group Inc Powers Ferry Road, Ste. 600 Atlanta, GA Tel (678) Fax (678) P R I N T E D CIRCUIT DESIGN is published monthly by: UP Media Group Inc. 2018 Powers Ferry Road, Ste. 600 Atlanta, GA 30339 Tel (678) 589-8800 Fax (678) 589-8850 All material published in this file and

More information

XC164CS Prototype Board

XC164CS Prototype Board XC164CS Prototype Board Features: Small PCB (95 x 57 mm) with ground plane. o Designed to fit inside a Pac Tec FLX-4624 ABS enclosure Infineon XC164CS 16-bit single-chip microcontroller o 166SV2 core o

More information

Lecture-50 Intel 8255A: Programming and Operating Modes

Lecture-50 Intel 8255A: Programming and Operating Modes Lecture-50 Intel 8255A: Programming and Operating Modes Operation Description: There are three basic modes of operation that can be selected by the system software. Mode 0: Basic Input/output Mode 1: Strobes

More information

Open Access A New Optical Design of Worm Precision Detection Based on FPGA

Open Access A New Optical Design of Worm Precision Detection Based on FPGA Send Orders for Reprints to reprints@benthamscience.ae The Open Automation and Control Systems Journal, 2015, 7, 473-478 473 Open Access A New Optical Design of Worm Precision Detection Based on FPGA Wang

More information

SOPC LAB1. I. Introduction. II. Lab contents. 4-bit count up counter. Advanced VLSI Due Wednesday, 01/08/2003

SOPC LAB1. I. Introduction. II. Lab contents. 4-bit count up counter. Advanced VLSI Due Wednesday, 01/08/2003 SOPC LAB1 I. Introduction The purpose of this lab is to familiarize you with all the items in the kit. This tutorial tells you how to develop FPGA system in Quartus II. You are ready to begin using the

More information

Computerized Measurement Systems (EEMN10) 2016

Computerized Measurement Systems (EEMN10) 2016 Computerized Measurement Systems (EEMN10) 2016 CHRISTIAN ANTFOLK & JOSEFIN STARKHAMMAR Course information 2016 Course administrators: Christian Antfolk (christian.antfolk@bme.lth.se) Josefin Starkhammar

More information

Computerized Measurement Systems (EEMN10) 2014

Computerized Measurement Systems (EEMN10) 2014 Computerized Measurement Systems (EEMN10) 2014 CHRISTIAN ANTFOLK & JOSEFIN STARKHAMMAR Course information 2014 Course administrators: Christian Antfolk (christian.antfolk@bme.lth.se) Josefin Starkhammar

More information

ByteBlaster II Parallel Port Download Cable

ByteBlaster II Parallel Port Download Cable ByteBlaster II Parallel Port Download Cable December 2002, Version 1.0 Data Sheet Features Allows PC users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A,

More information

Computerized Measurement Systems (EEMN10) 2015

Computerized Measurement Systems (EEMN10) 2015 Computerized Measurement Systems (EEMN10) 2015 CHRISTIAN ANTFOLK & JOSEFIN STARKHAMMAR Course information 2015 Course administrators: Christian Antfolk (christian.antfolk@bme.lth.se) Josefin Starkhammar

More information

EasyPIC5 Development System

EasyPIC5 Development System EasyPIC5 Development System Part No.: MPMICRO-PIC-Devel- EasyPIC5 Overview EasyPIC5 is a development system that supports over 120 8-, 14-, 18-, 20-, 28- and 40-pin PIC MCUs. EasyPIC5 allows PIC microcontrollers

More information

CONTENTS BIGAVR2 KEY FEATURES 4 CONNECTING THE SYSTEM 5 INTRODUCTION 6

CONTENTS BIGAVR2 KEY FEATURES 4 CONNECTING THE SYSTEM 5 INTRODUCTION 6 CONTENTS BIGAVR2 KEY FEATURES 4 CONNECTING THE SYSTEM 5 INTRODUCTION 6 Switches 7 Jumpers 8 MCU Sockets 9 Power Supply 11 On-board USB 2.0 Programmer 12 Oscillator 14 LEDs 15 Reset Circuit 17 Push-buttons

More information

Low Cost Data Acquisition Setup for Electrical Machines Laboratory. Ciprian Sorandaru, Sorin Musuroi

Low Cost Data Acquisition Setup for Electrical Machines Laboratory. Ciprian Sorandaru, Sorin Musuroi Low Cost Data Acquisition Setup for Electrical Machines Laboratory Ciprian Sorandaru, Sorin Musuroi POLITEHNICA University of Timisoara, ROMANIA,Faculty of Electrical Engineering Bd. Vasile Parvan nr.

More information

ByteBlaster II Download Cable User Guide

ByteBlaster II Download Cable User Guide ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com UG-BBII81204-1.1 P25-10324-00 Document Version: 1.1 Document Date: December 2004 Copyright

More information

Notes about a GPIB USB Oscilloscope acquisition application

Notes about a GPIB USB Oscilloscope acquisition application Notes about a GPIB USB Oscilloscope acquisition application This note shortly describes a data acquisition application implemented in Delphi 7 and running under windows 7 (64bit). The application takes

More information

The data acquisition components, and their relationship to each other, are shown below.

The data acquisition components, and their relationship to each other, are shown below. Data acquisition system Part (1) Digital inputs output and counter You can think of a data acquisition system as a collection of software and hardware that connects you to the physical world. A typical

More information

Chapter 1 Introduction Features Getting Help Chapter 2 ICB Architecture Layout and Components...

Chapter 1 Introduction Features Getting Help Chapter 2 ICB Architecture Layout and Components... 1 CONTENTS Chapter 1 Introduction... 2 1.1 Features... 2 1.2 Getting Help... 3 Chapter 2 ICB Architecture... 4 2.1 Layout and Components... 4 2.2 Block Diagram of the ICB... 5 Chapter 3 Board Components...

More information

AVR Intermediate Development Board. Product Manual. Contents. 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help

AVR Intermediate Development Board. Product Manual. Contents. 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help AVR Intermediate Development Board Product Manual Contents 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help 1. Overview 2. Features The board is built on a high quality FR-4(1.6

More information

CPLD board. EB020

CPLD board.  EB020 CPLD board www.matrixtsl.com EB020 Contents About this document Board layout General information Circuit description Protective cover Circuit diagram 2 4 5 7 Copyright About this document This document

More information

Digital Discovery Reference Manual

Digital Discovery Reference Manual Digital Discovery Reference Manual The Digilent Digital Discovery is a combined logic analyzer and pattern generator instrument that was created to be the ultimate embedded development companion. The Digital

More information

Typical applications where a CPLD may be the best design approach:

Typical applications where a CPLD may be the best design approach: By: Carlos Barberis, dba Bartek Technologies Description of Bartek s CPLD1 development board. For some of us CPLD s are familiar devices and for others just another acronym in the electronic device industry.

More information

Design of a virtual logic analyzer based on FPGA

Design of a virtual logic analyzer based on FPGA 2016 Sixth International Conference on Instrumentation & Measurement, Computer, Communication and Control Design of a virtual logic analyzer based on FPGA LIU Weiping Dept. of CIEE Jilin University Changchun,

More information

Multicommunication Type Identifying Debugging Probe

Multicommunication Type Identifying Debugging Probe Multicommunication Type Identifying Debugging Probe Group 1619 Hardware Security Team members: Austin Funes Cheng Guo Sommy Okwuosah Team Advisor: Dr. Chandy Graduate Advisor: Sara Tehranipoor Summary:

More information

MMusb245RL User s manual. Many ideas one solution

MMusb245RL User s manual. Many ideas one solution MMusb245RL User s manual PIC microcontrollers Sta- Evalu ation Board s for 51, AVR, ST, rter Kits Embedded Web Serve rs Prototyping Boards Minimod- AVR, PIC, ST microcontrollers Microprocesor systems,

More information

Configuring Cyclone FPGAs

Configuring Cyclone FPGAs Configuring Cyclone FPGAs March 2003, ver. 1.1 Application Note 250 Introduction You can configure Cyclone TM FPGAs using one of several configuration schemes, including the new active serial (AS) configuration

More information

MasterBlaster Serial/USB Communications Cable User Guide

MasterBlaster Serial/USB Communications Cable User Guide MasterBlaster Serial/USB Communications Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: July 2004 P25-10322-00 Copyright

More information

8051 Intermidiate Development Board. Product Manual. Contents. 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help

8051 Intermidiate Development Board. Product Manual. Contents. 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help 8051 Intermidiate Development Board Product Manual Contents 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help 1. Overview 2. Features The board is built on a high quality FR-4(1.6

More information

Pmod modules are powered by the host via the interface s power and ground pins.

Pmod modules are powered by the host via the interface s power and ground pins. 1300 Henley Court Pullman, WA 99163 509.334.6306 www.store. digilent.com Digilent Pmod Interface Specification 1.2.0 Revised October 5, 2017 1 Introduction The Digilent Pmod interface is used to connect

More information

High Speed Data Acquisition System with Ethernet Interface

High Speed Data Acquisition System with Ethernet Interface IOSR Journal of Electronics and Communication Engineering (IOSRJECE) ISSN : 2278-2834 Volume 2, Issue 5 (Sep-Oct 2012), PP 12-17 High Speed Data Acquisition System with Ethernet Interface Anju P.Raju Sree

More information

PCI Host Controller 14a Hardware Reference Release 1.2 (October 16, 2017)

PCI Host Controller 14a Hardware Reference Release 1.2 (October 16, 2017) PCI Host Controller 14a Hardware Reference 1 PCI Host Controller 14a Hardware Reference Release 1.2 (October 16, 2017) Purpose: Host Controller to support the PCI bus according to the PCI/104 specification.

More information

CEIBO FE-5111 Development System

CEIBO FE-5111 Development System CEIBO FE-5111 Development System Development System for Atmel W&M T89C5111 Microcontrollers FEATURES Emulates Atmel W&M T89C5111 4K Code Memory Real-Time Emulation and Trace Frequency up to 33MHz/5V ISP

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip 1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based

More information

DESIGNING OF INTER INTEGRATED CIRCUIT USING VERILOG

DESIGNING OF INTER INTEGRATED CIRCUIT USING VERILOG DESIGNING OF INTER INTEGRATED CIRCUIT USING VERILOG DISHA MALIK Masters of Technology Scholar, Department of Electronics & Communication Engineering, Jayoti Vidyapeeth Women s University, Jaipur INDIA

More information

The Design of the Sensor Node of IOT Based on SIM20 KUANG Xinghong 1, a,yao Zheyi 1, b, Huo haibo 1, c, Li junjun 1, d, Wu yanxiang 1, e

The Design of the Sensor Node of IOT Based on SIM20 KUANG Xinghong 1, a,yao Zheyi 1, b, Huo haibo 1, c, Li junjun 1, d, Wu yanxiang 1, e Advanced Materials Research Online: 2012-12-13 ISSN: 1662-8985, Vols. 605-607, pp 2375-2378 doi:10.4028/www.scientific.net/amr.605-607.2375 2013 Trans Tech Publications, Switzerland The Design of the Sensor

More information

Marine fuel boiler system design platform. Hou Ying-ying

Marine fuel boiler system design platform. Hou Ying-ying Advanced Materials Research Submitted: 2014-05-11 ISSN: 1662-8985, Vols. 986-987, pp 1218-1221 Accepted: 2014-05-19 doi:10.4028/www.scientific.net/amr.986-987.1218 Online: 2014-07-18 2014 Trans Tech Publications,

More information

Team: XeroDual. EEL 4924 Electrical Engineering Design. Final Report 3 August Project Ehrgeiz. Team Name: XeroDual

Team: XeroDual. EEL 4924 Electrical Engineering Design. Final Report 3 August Project Ehrgeiz. Team Name: XeroDual Page 1/20 EEL 4924 Electrical Engineering Design Final Report 3 August 2009 Project Ehrgeiz Team Name: XeroDual Reinier Santos yayan26@ufl.edu Project Abstract: This project aims to design a human interface

More information

SF100, SF200, SF300 Serial Flash Programming solutions

SF100, SF200, SF300 Serial Flash Programming solutions 4F., No.7, Ln. 143, Xinming Rd., Neihu Dist., Taipei City 114, Taiwan SF100, SF200, SF300 Serial Flash Programming solutions The Innovative solution to update the Serial Flash on board and Offline High

More information

Module 5. Embedded Communications. Version 2 EE IIT, Kharagpur 1

Module 5. Embedded Communications. Version 2 EE IIT, Kharagpur 1 Module 5 Embedded Communications Version 2 EE IIT, Kharagpur 1 Lesson 24 Parallel Data Communication Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would

More information

Chapter 2 Getting Hands on Altera Quartus II Software

Chapter 2 Getting Hands on Altera Quartus II Software Chapter 2 Getting Hands on Altera Quartus II Software Contents 2.1 Installation of Software... 20 2.2 Setting Up of License... 21 2.3 Creation of First Embedded System Project... 22 2.4 Project Building

More information

The IIC interface based on ATmega8 realizes the applications of PS/2 keyboard/mouse in the system

The IIC interface based on ATmega8 realizes the applications of PS/2 keyboard/mouse in the system Available online at www.sciencedirect.com Procedia Engineering 16 (2011 ) 673 678 International Workshop on Automobile, Power and Energy Engineering The IIC interface based on ATmega8 realizes the applications

More information

Building Data Path for the Custom Instruction. Yong ZHU *

Building Data Path for the Custom Instruction. Yong ZHU * 2017 2nd International Conference on Computer, Mechatronics and Electronic Engineering (CMEE 2017) ISBN: 978-1-60595-532-2 Building Data Path for the Custom Instruction Yong ZHU * School of Computer Engineering,

More information

9. Configuration, Design Security, and Remote System Upgrades in Arria II Devices

9. Configuration, Design Security, and Remote System Upgrades in Arria II Devices July 2012 AIIGX51009-4.3 9. Configuration, Design Security, and Remote System Upgrades in Arria II Devices AIIGX51009-4.3 This chapter describes the supported configuration schemes for Arria II devices,

More information

DEVELOPMENT OF USER FRIENDLY DATA ACQUISITION AND ACTUATION SYSTEM ON EMBEDDED PLATFORM

DEVELOPMENT OF USER FRIENDLY DATA ACQUISITION AND ACTUATION SYSTEM ON EMBEDDED PLATFORM DEVELOPMENT OF USER FRIENDLY DATA ACQUISITION AND ACTUATION SYSTEM ON EMBEDDED PLATFORM 1 Moolya Ashwar Shankar, 2 Mr. Sukesh Rao M. 1 PG Scholar, 2 Assistant Professor, NMAMIT Nitte Email: 1 moolya.ashwar@gmail.com,

More information

Part 1 Using Serial EEPROMs

Part 1 Using Serial EEPROMs Part 1 Using Serial EEPROMs copyright 1997, 1999 by Jan Axelson If you have a project that needs a modest amount of nonvolatile, read/write memory, serial EEPROM may be the answer. These tiny and inexpensive

More information

CPLD board datasheet EB

CPLD board datasheet EB CPLD board datasheet EB020-00- Contents. About this document... 2 2. General information... 3 3. Board layout... 4 4. Testing this product... 5 5. Circuit description... 6 Appendix Circuit diagram Copyright

More information

Advanced NI-DAQmx Programming Techniques with LabVIEW

Advanced NI-DAQmx Programming Techniques with LabVIEW Advanced NI-DAQmx Programming Techniques with LabVIEW Agenda Understanding Your Hardware Data Acquisition Systems Data Acquisition Device Subsystems Advanced Programming with NI-DAQmx Understanding Your

More information

CHAPTER 2 LITERATURE REVIEW

CHAPTER 2 LITERATURE REVIEW CHAPTER 2 LITERATURE REVIEW As this music box project involved FPGA, Verilog HDL language, and Altera Education Kit (UP2 Board), information on the basic of the above mentioned has to be studied. 2.1 Introduction

More information

High Speed USB Controllers for serial and FIFO applications. Debug Information for FT8U232/245 devices

High Speed USB Controllers for serial and FIFO applications. Debug Information for FT8U232/245 devices Debug Information for FT8U232/245 devices This information is provided to help debug a design using the FT8U232 / FT8U245 devices. 1.(A) Clock circuit (48 MHz crytsal) Here is what the clock output (pin

More information

University Program Advance Material

University Program Advance Material University Program Advance Material Advance Material Modules Introduction ti to C8051F360 Analog Performance Measurement (ADC and DAC) Detailed overview of system variances, parameters (offset, gain, linearity)

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated

More information

PC-based data acquisition I

PC-based data acquisition I FYS3240 PC-based instrumentation and microcontrollers PC-based data acquisition I Spring 2016 Lecture #8 Bekkeng, 20.01.2016 General-purpose computer With a Personal Computer (PC) we mean a general-purpose

More information

48-Bit Isolated Digital I/O

48-Bit Isolated Digital I/O 48-Bit Isolated Digital I/O NI 6527 24 optically isolated digital inputs (0-28 VDC) 24 isolated, solid-state relay digital outputs (0-60 VDC, 0-30 V rms ) Switch up to 120 ma Digital filtering on inputs

More information