EXPRESSCARD COMPLIANCE CHECKLISTS. Release 1.2 Revision 1

Size: px
Start display at page:

Download "EXPRESSCARD COMPLIANCE CHECKLISTS. Release 1.2 Revision 1"

Transcription

1 EXPRESSCARD COMPLIANCE CHECKLISTS Release 1.2 Revision 1

2 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS REVISION HISTORY Date Specification Version Revisions September 17, Release Initial Release December 19, Release Proposal 005: Module Thermal Requirements Proposal 015: Removing Host System PE4 Proposal 016: Support for PCI Bridges on Modules Proposal 021: CLKREQ# Dynamic Protocol Proposal 022: Enabling Additional Use of SMBus Pins March 30, Release Proposal 033: Implementing Proper USB Data Line Termination in Bus Suspend Mode Proposal 034: Active State Power Management Disable Default June 22, Release, Revision 1 Added power management state verification method to ExpressCard Module Compliance Checklist item PE5 Note: In Release 1.2 of the ExpressCard Compliance Checklists, content deleted from Release 1.1 is shown as, while content added as of Release 1.2 is shown in underline USB Implementers Forum All rights reserved ii

3 EXPRESSCARD COMPLIANCE CHECKLISTS This page intentionally left blank USB Implementers Forum All rights reserved iii

4

5 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS INTRODUCTION Purpose This document covers the USB-IF ExpressCard compliance checklists to be used by component, module and system developers to establish their compliance to the ExpressCard Standard, Release 1.0. The primary methodology of the compliance program is to qualify an ExpressCard-based product for the USB-IF Integrators List based on the successful completion and registration of an approved compliance checklist and the successful participation in a compatibility/interoperability testing. Scope This document is organized into four appendices: Module Design Compliance Checklist System Design Compliance Checklist Power Switch Compliance Checklist Connector Compliance Checklist The Module Design Compliance Checklist covers the ExpressCard module functional, electrical and physical checklist requirements that are necessary to be registered as an ExpressCard-compliant module product. The System Design Compliance Checklist covers the ExpressCard system functional, electrical and physical checklist requirements that are necessary to be registered as an ExpressCard-compliant system product. The Power Switch Compliance Checklist covers the ExpressCard host electrical and functional checklist requirements that are necessary to be registered as an ExpressCard-compliant power switch component. The Connector Compliance Checklist covers the ExpressCard host and module connector physical, electrical and environmental checklist requirements that are necessary to be registered as an ExpressCard-compliant connector product. Related Documents The following reference documents provide normative requirements as specified in this document. ExpressCard Standard, Release 1.2 Personal Computer Memory Card International Association (PCMCIA)/Japan Electronics and Information Technology Industries Association (JEITA) PCI Express Base Specification 1.1 PCI Special Interest Group (PCI-SIG) USB Specification, Release 2.0 Universal Serial Bus Implementers Forum (USB-IF) System Management Bus (SMBus) Specification, Version Smart Battery System Implementer's Forum (SBS-IF) PCI Express Card Electromechanical Specification 1.1 PCI Special Interest Group (PCI-SIG) EIA : Environmental Test Methodology for Assessing the Performance of Electrical Connectors and Sockets Used in Business Office Applications Advanced Configuration and Power Interface (ACPI) Specification, Revision 3.0b Compaq Computer Corporation, Intel Corporation, Microsoft Corporation, Phoenix Technologies Ltd., Toshiba Corporation 2007 USB Implementers Forum All rights reserved 1

6 INTRODUCTION RELEASE 1.2 PCI Bus Power Management Interface Specification, Revision 1.2 PCI Special Interest Group (PCI- SIG) 2 All rights reserved 2007 USB Implementers Forum

7 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS A. E X P R E S SCARD MODULE COMPLIANCE CHECKLIST This appendix covers the ExpressCard compliance program checklist requirements specific to modules. The checklist is to be filled in by the product manufacturer and submitted as a signed affidavit for the verification of product compliance to these specified requirements. It is acceptable to have the checklists completed by a third-party service provider on their behalf although the affidavit must be signed by, and the accuracy of the information is the responsibility of, the original manufacturer. It is the intent of this program that the checklist items be verified by detailed inspection or testing of actual production-representative product. ExpressCard Module Product Information Date TID (if known) Vendor Name Vendor Street Address Vendor City, State, Zip Vendor Phone Number Vendor Contact, Title Vendor address Product Name Product Model Number Product Revision Level ExpressCard Standard Revision Level Applicable Interfaces and Revision Levels Product Description (brief description of product function) PCI Express: USB: (circle all applicable) (fill in revision level) Note that ExpressCard modules must contain compliant components in order to have a passing checklist. Use item PE1/UB1 (on following page) to indicate which component is used USB Implementers Forum All rights reserved 3

8 EXPRESSCARD MODULE COMPLIANCE CHECKLIST RELEASE 1.2 For each of the following checklist items, appropriate ExpressCard Standard, Release 1.0 references are provided in the reference column. PCI Express Interface Requirements Module does not implement the PCI Express interface, this section is NA PE1. All PCI Express signals are driven by a compliant component? yes no Compliant PCI Express Component Identification: PE2. PE3. PE4. PE5. AC coupling capacitors: Verified that the module has the required coupling capacitors on its transmitter differential pair (PERp0 and PERn0)? Transmitter eye diagram compliance: Verified that the module meets the required transmit eye diagram per the Standard? Minimum receiver path sensitivity: Verified that the module meets the required receiver sensitivity per the Standard? Support for PCI Express active-state link power management (L0s and L1) is implemented? In order to answer yes, the PCI Express Link Capabilities Register (Offset 0Ch) in bit locations 11:10 must decode as 11b. yes no yes no , Table 4-3 yes no , Table 4-4 yes no USB Interface Requirements Module does not implement the USB interface, this section is NA UB1. All USB signals are driven by a compliant component? yes no Compliant USB 2.0 Component Identification: UB2. When enabled for wake-up from bus suspend, proper USB data bus operation (including bus connection state) is maintained on the USBD+ and USBD- signal lines whenever necessary power to the slot is available? yes no NA UB3. If this module does not support wake-up functionality, this checklist item is NA. USBD+ and USBD- signal lines are never active whenver the host system is not supplying power (i.e. +3.3V and +3.3VAUX are not present.) yes no Hot-Plug Requirements HP1. HP2 Verified that the appropriate card presence pin (CPPE# and/or CPUSB#) is tied to ground? Verified that modules that implement both PCI Express and USB interfaces implement the eject dependency serial number requirement? yes no yes no n/a All rights reserved 2007 USB Implementers Forum

9 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS HP3. If dynamic clock protocol is implemented, verified that CLKREQ# dynamic protocol is enabled by default? yes no Power Requirements PW1. PW2. PW3. PW4. PW5. PW6. Verified that power supply current limits are met for Average and Max conditions? Verified that isolation between +3.3V and +3.3VAUX power planes on the module is maintained throughout all operational states? Verified that the maximum input capacitance for each power rail is no greater than 80 µf effective capacitance? Verified that modules that do not support the wakeup feature during D3 power saving modes do not connect +3.3VAUX as a power source to the module? Verified that the module s average combined current draw across the 3.3V and 3.3Vaux power rails does not exceed the limit of 1.0 A? Verified that the module s maximum combined current draw across all power rails does not exceed the limit of 1.75 A? yes no yes no yes no yes no yes no Table 3-7 yes no Table 3-7 SMBus Module does not implement the SMBus interface SM1. Verified that the module does not exceed the electrical characteristics of an un-powered SMBus node as required within the SMBus specification yes no SMBus 2.0 Module does implement the SMBus interface SM2. SM3. SM4. Verified that the module meets the timing requirements specified in the SMBus Specification version 2.0? Verified that the module meets the electrical requirements specified in the SMBus Specification version 2.0? Verified that the module supports a dynamically assigned slave address and related requirements of the Address Resolution Protocol as specified in the SMBus Specification version 2.0? yes no SMBus 2.0 section yes no SMBus 2.0 section yes no SMBus 2.0 section 5.6 Module Connector Requirements Note: Modules that are manufactured with a commercially available connector that is registered as an ExpressCard compliance component do not have to complete a separate connector compliance checklist. Otherwise, the module must also pass the separate connector compliance checklist for the connector used USB Implementers Forum All rights reserved 5

10 EXPRESSCARD MODULE COMPLIANCE CHECKLIST RELEASE 1.2 CN1. Is the module connector used a compliant component? yes no 5.1, 5.3, 5.4, 5.5, 5.6 Compliant Module Connector Component Identification: CN2 If the answer to CN1 is no, then included with this submission is a completed connector compliance checklist (Appendix D)? yes no Module Frame/Cover Requirements FC1. FC2. FC3. FC4. Verified that the module dimensions meet the relevant module type requirements? Verified that the module EMI contacts (if implemented) meets dimensional and location requirements? Verified that the module EMI contacts (if implemented) meet the electrical contact resistance requirements? Marking: Verified that required module direction for insertion is properly marked and visible on the top surface of the module? yes no 4.1 yes no 4.1 yes no yes no 4.6 Module Thermal Requirements MT1. Verified that the TDP for ExpressCard modules should be less than 2.1 W per slot under reasonable but high performance usage conditions. yes no Which method was used to verify compliance? Measure Touch Temperature Perform a calculation Module Environmental Requirements ME1. ME2. ME3. Operating Temperature: Verified that the module will successfully operate over the temperature range from 0ºC to +55ºC with a 95% maximum relative humidity (noncondensing)? Storage Temperature: Verified that the module can safely be stored over the temperature range from -20ºC to +65ºC with a 95% maximum relative humidity (non-condensing)? Thermal Shock: Verified that the module functions normally as required following the thermal shock testing requirements? yes no , , and yes no , , and yes no All rights reserved 2007 USB Implementers Forum

11 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS ME4. ME5. ME6. ME7. Moisture Resistance: Verified that the module functions normally as required following the moisture resistance testing requirements? Vibration and High Frequency: Verified that the module functions normally as required following the vibration and high frequency testing requirements? Shock: Verified that the module functions normally as required following the shock testing requirements? Drop Test: Verified that the module functions normally as required following the drop testing requirements? yes no yes no yes no yes no USB Implementers Forum All rights reserved 7

12 EXPRESSCARD MODULE COMPLIANCE CHECKLIST RELEASE 1.2 Explanations This section should be used to explain any no answers or clarify answers on checklist items above. Please key entries to the appropriate checklist question. Affidavit This section needs to be completed by an authorized representative of the vendor applying for product compliance certification. This signature affirms that the product being submitted for compliance registration meets the stated requirements of this checklist and that it is understood that given any changes are made to the product that may potentially impact the product s ability to continue to meet these requirements that the modified product should be re-verified to these requirements and resubmitted for a new registration. Name: Signature: Job Title: Date: 8 All rights reserved 2007 USB Implementers Forum

13 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS B. E X P R E S SCARD SYSTEM COMPLIANCE CHECKLIST This appendix covers the ExpressCard compliance program checklist requirements specific to systems implementing ExpressCard slots. The checklist is to be filled in by the product manufacturer and submitted as a signed affidavit for the verification of product compliance to these specified requirements. It is acceptable to have the checklists completed by a third-party service provider on their behalf although the affidavit must be signed by, and the accuracy of the information is the responsibility of, the original manufacturer. It is the intent of this program that the checklist items be verified by detailed inspection or testing of actual production-representative product. ExpressCard System Product Information Date TID (if known) Vendor Name Vendor Street Address Vendor City, State, Zip Vendor Phone Number Vendor Contact, Title Vendor address Product Name Product Model Number Product Revision Level ExpressCard Standard Revision Level Product Description (brief description of product function) 2007 USB Implementers Forum All rights reserved 9

14 EXPRESSCARD SYSTEM COMPLIANCE CHECKLIST RELEASE 1.2 For each of the following checklist items, appropriate ExpressCard Standard, Release 1.0 references are provided in the reference column. PCI Express Interface Requirements PE1. All PCI Express signals are driven by a compliant component? yes no Compliant PCI Express Component Identification: PE2. PE3. PE4. PE5. PE6. AC coupling capacitors: Verified that the system has the required coupling capacitors on its transmitter differential pair (PETp0 and PETn0)? Transmitter eye diagram compliance: Verified that the slot meets the required transmit eye diagram per the Standard? Verified that the PCI Express Slot Capabilities Register is supported? Support in the slot for PCI Express active-state link power management (L0s and L1) is implemented? When a PCI Express module is present in the slot, entry into each active-state link power management state (L0s and L1) are enabled by host system software for both the slot and the module given no unacceptable exit latencies exist for that particular state? yes no yes no , Table 4-5 yes no 6.2 yes no 6.5 yes no 6.5 USB Interface Requirements UB1. All USB signals are driven by a compliant component? yes no Compliant USB 2.0 Component Identification: UB2. UB3. Verified that the USB signals meet the USB 2.0 electrical testing requirements per USB-IF defined testing specification? Verified that the host-side USB data lines (USBD+ and USBD-) can safely tolerate being actively driven (including bus connect termination) by a USB-based module whenever +3.3VAUX and/or +3.3V is supplying power at the module interface? yes no yes no 6.1 Hot-Plug Requirements HP1. HP2. Verified that the host system provides pull-up resistors to the 3.3Vaux power source on the module presence pins? Verified that ejection dependency ACPI table entries are present and accurate? yes no Table 3-2 yes no 6.3 HP3 Verified that REFCLK to PERST# start-up timing is met? yes no , Table All rights reserved 2007 USB Implementers Forum

15 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS HP4 HP5 HP6 HP7 For each ExpressCard slot in the platform, verified that the specified minimum resource allocations are assigned when no module is present at boot time? For each ExpressCard slot in the platform, verified that adequate resource allocations are assigned when modules with resource requirements greater than the minimum leels specified are present at boot time? For each ExpressCard slot in the platform, verified that at least the specified minimum resource allocations are assigned when modules with resource requirements less than the minimum levels specified are present at boot time? For each ExpressCard slot in the platform, verified that complex hierarchies (two or more parallel bridges) are enumerated properly on a module present at boot time? yes no yes no yes no yes no 6.3.2, Table 6-2 Power Requirements PW1. PW2. PW3. Verified that the host system meets the voltage tolerance requirements on all three power rails under maximum allowed module loads? Verified that the host system provides the required current on each power rail for the Average and Max conditions? Given that a power switch component is used, is the power switch used a compliant component? Compliant Power Switch Component Identification: yes no Table 3-6, yes no yes no n/a 6.1 If the answer to PW3 is no or n/a, then the following additional checklist items must be completed at the host system level? Note: References to Power Switch Checklist items (PSx) are provided as the test procedures in the power switch checklist may be informative. PW4 PW5 PW6 PW7 Verified that PERST# startup timing is being met? [Power Switch Checklist reference: PS3] Verified that PERST# is asserted per defined timing whenever any of the voltage rails are removed (or fall out of tolerance)? [Power Switch Checklist reference: PS7, PS8, PS9] Verified that no voltages are applied and PERST# is asserted to the module slot when a module is not present? [Power Switch Checklist reference: PS1] Verified that when no module is present in the slot, system reset transitions do not cause supply voltage transitions in the slot? [Power Switch Checklist reference: PS2] yes no Figure 3-2 yes no 3.3.3, Figure 3-4 yes no 3.3.3, 6.1 yes no 6.1, Table USB Implementers Forum All rights reserved 11

16 EXPRESSCARD SYSTEM COMPLIANCE CHECKLIST RELEASE 1.2 PW8 PW9 PW10 PW11 PW12 PW13 Verified the design such that voltages supplied to the slot are in proper state on loss of 3.3V host source when entering a system sleep state? [Power Switch Checklist reference: PS4] Verified the design such that voltages supplied to the slot are in proper state on loss of 1.5V host source when entering a system sleep state? [Power Switch Checklist reference: PS5] Verified the design such that voltages supplied to the slot are in proper state on loss of 3.3Vaux host source when entering a power down state? [Power Switch Checklist reference: PS6] Verified the design such that operation of PERST# meet requirements of a long system reset sequence? [Power Switch Checklist reference: PS10] Verified operation with PCI Express-based module insertion during power saving mode? [Power Switch Checklist reference: PS11] Verified operation with USB-based module insertion during power saving mode? [Power Switch Checklist reference: PS12] yes no , 6.1, Table 6-1 yes no , 6.1, Table 6-1 yes no , 6.1, Table 6-1 yes no 3.3.3, 6.1, Table 6-1 yes no 6.1, Table 6-1 yes no 6.1, Table 6-1 SMBus System doesn t implement the SMBus interface, this section is NA SM1. SM2. SM3. SM4. Verified that the host system provides individual ~5K ohm pullup resistors, tied to 3.3Vaux, on the SMBCLK and SMBDAT signals? Verified that the host system meets the timing requirements specified in the SMBus Specification version 2.0? Verified that the host system meets the electrical requirements specified in the SMBus Specification version 2.0? Verified that the host system meets the requirements of the Address Resolution Protocol as specified in the SMBus Specification version 2.0? yes no yes no SMBus 2.0 section yes no SMBus 2.0 section yes no SMBus 2.0 section Host Connector Requirements Note: Systems that are manufactured with a commercially available connector that is registered as an ExpressCard compliance component do not have to complete a separate connector compliance checklist. Otherwise, the system must also pass the separate connector compliance checklist for the connector used. CN1. Is the slot connector used a compliant component? yes no 5.2, 5.3, 5.4, 5.5, All rights reserved 2007 USB Implementers Forum

17 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS Compliant Slot Connector Component Identification: CN2. If the answer to CN1 is no, then included with this submission is a completed connector compliance checklist (Appendix D)? yes no Module Slot Requirements FC1. FC2. Verified that the slot meets the dimensional requirements to assure proper guidance and retention of compliant modules? Verified that the maximum ambient temperature surrounding the slot with an un-powered module inserted in the slot does not exceed 65 C under reasonable but high performance usage conditions? Was the BAPCo SYSmark performance metric used? If yes, which version? If no, describe what performance metric was used. yes no yes no yes no version 4.1 as applicable 2007 USB Implementers Forum All rights reserved 13

18 EXPRESSCARD SYSTEM COMPLIANCE CHECKLIST RELEASE 1.2 Explanations This section should be used to explain any no answers or clarify answers on checklist items above. Please key entries to the appropriate checklist question. Affidavit This section needs to be completed by an authorized representative of the vendor applying for product compliance certification. This signature affirms that the product being submitted for compliance registration meets the stated requirements of this checklist and that it is understood that given any changes are made to the product that may potentially impact the product s ability to continue to meet these requirements that the modified product should be re-verified to these requirements and resubmitted for a new registration. Name: Signature: Job Title: Date: 14 All rights reserved 2007 USB Implementers Forum

19 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS C. E X P R E S SCARD POWER SWITCH CHECKLIST This appendix covers the ExpressCard compliance program checklist requirements specific to host power switch components as an ingredient in designing and manufacturing ExpressCard-compliant host systems. The checklist is to be filled in by the product manufacturer and submitted as a signed affidavit for the verification of product compliance to these specified requirements. It is acceptable to have the checklists completed by a third-party service provider on their behalf although the affidavit must be signed by, and the accuracy of the information is the responsibility of, the original manufacturer. It is the intent of this program that the checklist items be verified by detailed inspection or testing of actual production-representative product. ExpressCard Power Switch Product Information Date TID (if known) Vendor Name Vendor Street Address Vendor City, State, Zip Vendor Phone Number Vendor Contact, Title Vendor address Product Name Product Model Number Product Revision Level ExpressCard Standard Revision Level Product Description (brief description of product function) 2007 USB Implementers Forum All rights reserved 15

20 EXPRESSCARD POWER SWITCH CHECKLIST RELEASE 1.2 For each of the following checklist items, appropriate ExpressCard Standard, Release 1.0 references are provided in the reference column. Performance Requirements Test conditions and procedures are provided for each of the following requirements (See the Test Conditions and Procedures section following the checklist). PS1. Verified that no voltages are applied and PERST# is asserted to the module slot when a module is not present? yes no 3.3.3, 6.1, Table 6-1 PS2 Verified that when no module is present in the slot, system yes no 6.1, Table 6-1 reset transitions do not cause supply voltage transitions in the slot? PS3 Verified that PERST# start-up timing is met? yes no , 3.3.3, PS4 PS5 PS6 PS7 PS8 PS9 Verified voltages supplied to the slot are in proper state on loss of 3.3V host source when entering a system sleep state? Verified voltages supplied to the slot are in proper state on loss of 1.5V host source when entering a system sleep state? Verified voltages supplied to the slot are in proper state on loss of 3.3Vaux host source when entering a power down state? Verified voltages supplied to the slot are in proper state on 3.3V host source falling out of tolerance? Verified voltages supplied to the slot are in proper state on 1.5V host source falling out of tolerance? Verified voltages supplied to the slot are in proper state on 3.3Vaux host source falling out of tolerance? yes no , 6.1, Table 6-1 yes no , 6.1, Table 6-1 yes no , 6.1, Table 6-1 yes no , 6.1, Table 6-1 yes no , 6.1, Table 6-1 yes no , 6.1, Table 6-1 PS10 Verified operation during a long system reset sequence? yes no 3.3.3, 6.1, Table 6-1 PS11 Verified operation with PCI Express-based module insertion yes no 6.1, Table 6-1 during power saving mode? PS12 Verified operation with USB-based module insertion during power saving mode? yes no 6.1, Table 6-1 Test Conditions and Procedures This section provides test setup and procedure information necessary to verify power switch performance checklist items. It should be noted that some of the checklist items are intended to confirm proper power switch behavior to certain conditions that may or may not actually occur in a compliant system implementation. Figure C-1 provides the signal reference for purposes of the following conditions and procedures. This figure is not intended to represent any particular power switch device, it is provided only as a generic illustration to aid in understanding the conditions and procedure descriptions. The SysReset# signal input represents the PCI Express system power reset/fundamental reset. It should be noted that the SysReset# signal is an implementation specific function and that its polarity might vary from the negative logic representation given here and should be adjusted accordingly in the procedure to match the design of the product being tested. 16 All rights reserved 2007 USB Implementers Forum

21 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS CPPE# 1 I I 7 3.3V CPUSB# 3.3V 3.3Vaux I O O Unit Under Test I I I Vaux 1.5V SysReset# 1.5V 5 O PERST# 6 O Figure C-1: Signal reference ID: PS1. PS2 Procedure: Test that no voltages are applied to the slot and PERST# is asserted when module is not present. Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE#, CPUSB# and SysReset# (10) are de-asserted. b. Verify outputs 3.3V (3), 3.3Vaux (4), 1.5V (5) and PERST# (6) remain low When a module is not present, test that transitions of system reset do not cause supply voltage transitions at the slot. Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE# (1), CPUSB# (2) and SysReset# (10) are de-asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be off and PERST# (6) asserted. b. Assert SysReset# (10) c. Verify outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) remain off and PERST# (6) remains asserted d. De-assert SysReset# (10) e. Verify outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) remain off and PERST# (6) remains asserted 2007 USB Implementers Forum All rights reserved 17

22 EXPRESSCARD POWER SWITCH CHECKLIST RELEASE 1.2 ID: Procedure: PS3 When a module insertion is detected, test that inputs are within specified limits within specified time of module being inserted. Test that slot is reset properly upon module being inserted Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE# (1), CPUSB# (2) and SysReset# (10) are de-asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be off and PERST# (6) asserted. b. Assert CPPE# (1) c. Verify outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) turn on d. Verify PERST# (6) remains asserted for no less than 1 ms following all of the voltage outputs reaching tolerance and before transitioning to deasserted 18 All rights reserved 2007 USB Implementers Forum

23 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS ID: Procedure: PS4 Test losing the 3.3V (7) supply voltage for when the host platform is entering a power saving state. The intent of this test is to verify that both 3.3V and 1.5V outputs are turned off as the result of the 3.3V voltage source turning off in advance and independently of when the 1.5V voltage source is removed. Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE# (1) is asserted. CPUSB# (2) and SysReset# (10) are de-asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be on and PERST# (6) de-asserted. b. Assert SysReset# (10) c. Verify PERST# (6 if applicable) is asserted d. Remove 3.3V (7) e. Verify outputs 3.3V (3) and 1.5V (5) are off and 3.3Vaux (4) remains on Repeat procedure substituting CPUSB# (2) for CPPE# (1) and ignoring PERST# operation USB Implementers Forum All rights reserved 19

24 EXPRESSCARD POWER SWITCH CHECKLIST RELEASE 1.2 ID: Procedure: The following diagram represents the procedure for CPPE# assertion. The following diagram represents the procedure for CPUSB# assertion. Note that the PERST# signal may remain asserted at all times for USB-based modules. 20 All rights reserved 2007 USB Implementers Forum

25 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS ID: PS5 Procedure: Test losing the 1.5V (9) supply voltage for when the host platform is entering a power saving state. The intent of this test is to verify that both 3.3V and 1.5V outputs are turned off as the result of the 1.5V voltage source turning off in advance and independently of when the 3.3V voltage source is removed. Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE# (1) is asserted. CPUSB# (2) and SysReset# (10) are de-asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be on and PERST# (6) de-asserted. b. Assert SysReset# (10) c. Verify PERST# (6 if applicable) is asserted d. Remove 1.5V (9) e. Verify 3.3V (3) and 1.5V (5) are off and 3.3Vaux (4) remains on Repeat procedure substituting CPUSB# (2) for CPPE# (1) and ignoring PERST# operation. The following diagram represents the procedure for CPPE# assertion USB Implementers Forum All rights reserved 21

26 EXPRESSCARD POWER SWITCH CHECKLIST RELEASE 1.2 ID: Procedure: The following diagram represents the procedure for CPUSB# assertion. Note that the PERST# signal may remain asserted at all times for USB-based modules. PS6 Test losing the 3.3Vaux (8) supply voltage for when the host system entering a power down state. The intent of this test is to verify that all voltage outputs are turned off as the result of the 3.3Vaux voltage source turning off in advance and independently of when either the 3.3V or 1.5V voltage sources are removed. Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE# (1) is asserted. CPUSB# (2) and SysReset# (10) are de-asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be on and PERST# (6) de-asserted. b. Assert SysReset# (10) c. Verify PERST# (6 if applicable) is asserted d. Remove 3.3Vaux (8) e. Verify 3.3Vaux (4), 3.3V (3) and 1.5V (5) are off Repeat procedure substituting CPUSB# (2) for CPPE# (1) and ignoring PERST# operation. 22 All rights reserved 2007 USB Implementers Forum

27 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS ID: Procedure: The following diagram represents the procedure for CPPE# assertion. The following diagram represents the procedure for CPUSB# assertion. Note that the PERST# signal may remain asserted at all times for USB-based modules USB Implementers Forum All rights reserved 23

28 EXPRESSCARD POWER SWITCH CHECKLIST RELEASE 1.2 ID: PS7 Procedure: Test losing the 3.3V (7) supply voltage due to falling out of tolerance. Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE# (1) is asserted. CPUSB# (2) and SysReset# (10) are de-asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be on and PERST# (6) de-asserted. b. Remove 3.3V (7) c. Verify PERST# (6 if applicable) is asserted within 500ns of the first of either 3.3V (3) or 1.5V (5) falling below specified tolerance d. Verify outputs 3.3V (3) and 1.5V (5) are off and 3.3Vaux (4) remains on Repeat procedure substituting CPUSB# (2) for CPPE# (1) and ignoring PERST# operation. The following diagram represents the procedure for CPPE# assertion. 24 All rights reserved 2007 USB Implementers Forum

29 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS ID: Procedure: The following diagram represents the procedure for CPUSB# assertion. Note that the PERST# signal may remain asserted at all times for USB-based modules. PS8 Test losing the 1.5V (9) supply voltage due to falling out of tolerance. Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE# (1) is asserted. CPUSB# (2) and SysReset# (10) are de-asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be on and PERST# (6) de-asserted. b. Remove 1.5V (9) c. Verify PERST# (6 if applicable) is asserted within 500ns of the first of either 3.3V (3) or 1.5V (5) falling below specified tolerance. d. Verify 3.3V (3) and 1.5V (5) are off and 3.3Vaux (4) remains on Repeat procedure substituting CPUSB# (2) for CPPE# (1) and ignoring PERST# operation 2007 USB Implementers Forum All rights reserved 25

30 EXPRESSCARD POWER SWITCH CHECKLIST RELEASE 1.2 ID: Procedure: The following diagram represents the procedure for CPPE# assertion. The following diagram represents the procedure for CPUSB# assertion. Note that the PERST# signal may remain asserted at all times for USB-based modules. 26 All rights reserved 2007 USB Implementers Forum

31 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS ID: PS9 Procedure: Test losing the 3.3Vaux (8) supply voltage due to falling out of tolerance. Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE# (1) is asserted. CPUSB# (2) and SysReset# (10) are de-asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be on and PERST# (6) de-asserted. b. Remove 3.3Vaux (8) c. Verify PERST# (6 if applicable) is asserted within 500ns of the first of either 3.3V (3), 3.3Vaux (4) or 1.5V (5) outputs falling below specified tolerance. d. Verify 3.3Vaux (4), 3.3V (3) and 1.5V (5) are off Repeat procedure substituting CPUSB# (2) for CPPE# (1) and ignoring PERST# operation The following diagram represents the procedure for CPPE# assertion USB Implementers Forum All rights reserved 27

32 EXPRESSCARD POWER SWITCH CHECKLIST RELEASE 1.2 ID: Procedure: The following diagram represents the procedure for CPUSB# assertion. Note that the PERST# signal may remain asserted at all times for USB-based modules. PS10 Test that PERST# responds correctly to a long SysReset# sequence. This verifies the requirement that the PERST# is extended for the length of the system reset input to the power switch if this longer than the power outputs to the slots being stable. Procedure a. Starting conditions: 3.3V (7), 3.3Vaux (8) and 1.5V (9) are on. CPPE# (1), CPUSB# (2) are de-asserted. SysReset# (10) is asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be off and PERST# (6) asserted. b. Assert CPPE# (1) c. Verify 3.3V (3), 3.3Vaux (4) and 1.5V (5) are turned on and PERST# (6) remains asserted d. Maintain SysReset# (10) asserted for a minimum of 100 ms following previous step before de-asserting e. Verify PERST# (6) is de-asserted as the result of SysReset (10) transitioning to the de-asserted state. 28 All rights reserved 2007 USB Implementers Forum

33 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS ID: Procedure: PS11 Test that Power Switch performs correctly for the insertion of a PCI Express-based module when the system is in a power saving state. Procedure a. Starting conditions: 3.3V (7) and 1.5V (9) are off. 3.3Vaux (8) is on. CPPE# (1), CPUSB# (2) are de-asserted. SysReset# (10) is asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be off and PERST# (6) asserted. b. Assert CPPE# (1) c. Verify 3.3V (3), 3.3Vaux (4) and 1.5V (5) outputs remain off and PERST# (6) remains asserted 2007 USB Implementers Forum All rights reserved 29

34 EXPRESSCARD POWER SWITCH CHECKLIST RELEASE 1.2 ID: Procedure: PS12 Test that Power Switch performs correctly for the insertion of a USB-based module when the system is in a power saving state. Procedure a. Starting conditions: 3.3V (7) and 1.5V (9) are off. 3.3Vaux (8) is on. CPPE# (1), CPUSB# (2) are de-asserted. SysReset# (10) is asserted. Outputs 3.3V (3), 3.3Vaux (4), and 1.5V (5) should be off and PERST# (6) asserted. b. Assert CPUSB# (2) c. Verify 3.3V (3), 3.3Vaux (4) and 1.5V (5) outputs remain off 30 All rights reserved 2007 USB Implementers Forum

35 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS ID: Procedure: 2007 USB Implementers Forum All rights reserved 31

36 EXPRESSCARD POWER SWITCH CHECKLIST RELEASE 1.2 Explanations This section should be used to explain any no answers or clarify answers on checklist items above. Please key entries to the appropriate checklist question. Affidavit This section needs to be completed by an authorized representative of the vendor applying for product compliance certification. This signature affirms that the product being submitted for compliance registration meets the stated requirements of this checklist and that it is understood that given any changes are made to the product that may potentially impact the product s ability to continue to meet these requirements that the modified product should be re-verified to these requirements and resubmitted for a new registration. Name: Signature: Job Title: Date: 32 All rights reserved 2007 USB Implementers Forum

37 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS D. EXPRESSCARD CONNECTOR CHECKLIST This appendix covers the ExpressCard compliance program checklist requirements specific to host and module connectors as an ingredient in designing and manufacturing ExpressCard-compliant host systems and modules. The checklist is to be filled in by the product manufacturer and submitted as a signed affidavit for the verification of product compliance to these specified requirements. It is acceptable to have the checklists completed by a third-party service provider on their behalf although the affidavit must be signed by, and the accuracy of the information is the responsibility of, the original manufacturer. It is the intent of this program that the checklist items be verified by detailed inspection or testing of actual production-representative product. ExpressCard Connector Product Information Date TID (if known) Vendor Name Vendor Street Address Vendor City, State, Zip Vendor Phone Number Vendor Contact, Title Vendor address Product Name Product Model Number Product Revision Level ExpressCard Standard Revision Level Application Host connector Module connector (circle all applicable) Product Description (brief description of product function) 2007 USB Implementers Forum All rights reserved 33

38 EXPRESSCARD CONNECTOR CHECKLIST RELEASE 1.2 For each of the following checklist items, appropriate ExpressCard Standard, Release 1.0 references are provided in the reference column. Mechanical Requirements CM1. Verified that the connector meet dimensional and feature requirements? Performance Requirements yes no 5.1 or 5.2 as applicable CP1. CP2. CP3. CP4. CP5. CP6. CP7. CP8. CP9. CP10. CP11. CP12. Insertion loss: Verified that the connector meets insertion loss requirements? Return loss: Verified that the connector meets return loss requirements? Crosstalk (NEXT): Verified that the connector meets nearend crosstalk requirements? Current rating: Verified that the connector meets current rating requirements? Contact Resistance: Verified that the connector meets contact resistance requirements? Withstanding voltage: Verified that the connector meets withstanding voltage requirements? Durability: Verified that the connector meets durability requirements? What durability rating applies to this connector? Insertion force: Verified that the connector meets insertion force requirements? Removal force: Verified that the connector meets removal force requirements? Physical shock: Verified that the connector meets physical shock requirements? Flammability: Verified that the connector meets flammability requirements? Lead-free solder: Confirmation that the connector meets lead-free soldering requirements? yes no 5.3, Table 5-1 yes no 5.3, Table 5-1 yes no 5.3, Table 5-1 yes no 5.3, Table 5-1 yes no 5.3, Table 5-1 yes no 5.3, Table 5-1 yes no 5.4 5K 10K yes no yes no yes no , Tables 5-2 & , Tables 5-2 & 5-3 yes no 5.5, Table 5-4 yes no 5.5, Table All rights reserved 2007 USB Implementers Forum

39 RELEASE 1.2 EXPRESSCARD COMPLIANCE CHECKLISTS Explanations This section should be used to explain any no answers or clarify answers on checklist items above. Please key entries to the appropriate checklist question. Affidavit This section needs to be completed by an authorized representative of the vendor applying for product compliance certification. This signature affirms that the product being submitted for compliance registration meets the stated requirements of this checklist and that it is understood that given any changes are made to the product that may potentially impact the product s ability to continue to meet these requirements that the modified product should be re-verified to these requirements and resubmitted for a new registration. Name: Signature: Job Title: Date: 2007 USB Implementers Forum All rights reserved 35

EXPRESSCARD STANDARD. Release 2.0 February 2009

EXPRESSCARD STANDARD. Release 2.0 February 2009 EXPRESSCARD STANDARD Release 2.0 February 2009 PCMCIA 2009 PCMCIA All rights reserved. Printed in the United States of America. PCMCIA (Personal Computer Memory Card International Association) 2635 North

More information

PCI-SIG ENGINEERING CHANGE NOTICE

PCI-SIG ENGINEERING CHANGE NOTICE TITLE: PCI-SIG ENGINEERING CHANGE NOTICE Optimized Buffer Flush/Fill DATE: Updated 30 April 2009, original request: 8 February 2008 AFFECTED DOCUMENTS: SPONSORS: Part I PCI Express Base Specification,

More information

PCI-SIG ENGINEERING CHANGE NOTICE

PCI-SIG ENGINEERING CHANGE NOTICE PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Mini-WFF Alignment Changes DATE: Updated: May 27, 2005 (Original submittal May 14, 2005) AFFECTED DOCUMENT: PCIe Mini CEM Specification, Revision 1.1 SPONSOR: Brad

More information

USB Compliance Checklist Hubs (Excluding Root Hubs) USB Device Product Information

USB Compliance Checklist Hubs (Excluding Root Hubs) USB Device Product Information USB Compliance Checklist For the 2.0 USB Specification Checklist Version 1.07 USB Device Product Information field Date Vendor Name Vendor Street Address Vendor City, State, Postal Code Vendor Country

More information

User Manual, PCIe x8 Gen 2 Expansion Kit (OSS-KIT-EXP M)

User Manual, PCIe x8 Gen 2 Expansion Kit (OSS-KIT-EXP M) User Manual, PCIe x8 Gen 2 Expansion Kit () Table of Contents 1 Overview 1.a. Description... 3 2 Component Identification 2.a. Host cable adapter... 4 2.b. Target cable adapter... 4 2.c. OSS 2-slot backplane...

More information

Enterprise and Datacenter. SSD Form Factor. Connector Specification

Enterprise and Datacenter. SSD Form Factor. Connector Specification Enterprise and Datacenter SSD Form Factor Connector Specification Revision 0.9 Draft August 2, 2017 Enterprise and Datacenter SSD Form Factor Working Group 1 INTELLECTUAL PROPERTY DISCLAIMER THIS DRAFT

More information

PCI Express Mini Card Electromechanical Specification Revision 1.1RD

PCI Express Mini Card Electromechanical Specification Revision 1.1RD PCI Express Mini Card Electromechanical Specification Revision 1.1RD July 16, 2004 PCI EXPRESS MINI CARD ELECTROMECHANICAL SPECIFICATION, REV 1.1RD Revision Revision History Date 1.0 Initial release. 6/02/03

More information

PCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments

PCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments Copyright 2005, PCI-SIG, All Rights Reserved 1 PCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments Copyright 2005, PCI-SIG, All Rights Reserved 2 Agenda Overview of CompactPCI

More information

USB 2.0 Test Report For Peripheral

USB 2.0 Test Report For Peripheral 2.0 Test Report For Peripheral Company Name: Holtek Semiconductor Inc. VID (Dec or Hex): 0x04D9 The VID for the company who apply the USB-IF logo. Model Name: HT66FB582 Product Type: Keyboard Report Date:

More information

Product Specification

Product Specification P901 H LTE Mini PCIe Card Product Specification Version Issue date Changes Remark 0.1 2017/10/18 Initial Version IMPORTANT This document contains important information and Should not be disclosed to third

More information

89HPES24T3G2 Hardware Design Guide

89HPES24T3G2 Hardware Design Guide 89H Hardware Design Guide Notes Introduction This document provides system design guidelines for IDT 89H PCI Express (PCIe ) 2. base specification compliant switch device. The letters "G2" within the device

More information

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1 PCI Express TM Architecture PHY Electrical Test Considerations Revision 1.1 February 2007 i PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.1 REVISION REVISION HISTORY DATE 1.0 Initial Release. 4/26/2004

More information

DS-MPE-SER4OPT. PCIe MiniCard 4 Port Opto-isolated Serial Module Rev A.01 September 2013

DS-MPE-SER4OPT. PCIe MiniCard 4 Port Opto-isolated Serial Module Rev A.01 September 2013 DS-MPE-SER4OPT PCIe MiniCard 4 Port Opto-isolated Serial Module Rev A.01 September 2013 Revision Date Comment A.00 8/16/2013 Initial release A.01 9/24/2013 Minor updates FOR TECHNICAL SUPPORT PLEASE CONTACT:

More information

A.G.P. Pro Specification

A.G.P. Pro Specification A.G.P. Pro Specification Revision 1.0 Intel Corporation August 1998 A.G.P. Pro Specification Copyright Intel Corporation 1998 All rights reserved. This specification is provided AS IS with no warranties

More information

DS-MPE-GPIO. PCIe MiniCard Digital I/O Module with FPGA. Rev A.1 June 2015

DS-MPE-GPIO. PCIe MiniCard Digital I/O Module with FPGA. Rev A.1 June 2015 DS-MPE-GPIO PCIe MiniCard Digital I/O Module with FPGA Rev A.1 June 2015 Revision Date Comment A.0 8/27/2014 Initial release A.1 6/17/15 Corrected pin out information FOR TECHNICAL SUPPORT PLEASE CONTACT:

More information

Published SFF-TA-1009 Rev 2.0. SFF specifications are available at SFF-TA-1009.

Published SFF-TA-1009 Rev 2.0. SFF specifications are available at  SFF-TA-1009. SFF specifications are available at http://www.snia.org/sff/specifications SFF-TA-1009 Specification for Enterprise and Datacenter SSD Pin and Signal Specification Rev 2.0 May 22, 2018 Secretariat: SFF

More information

1.1. Summary of the Functional Changes

1.1. Summary of the Functional Changes PCI-SIG ENGINEERING CHANGE NOTICE TITLE: NCTF Ground Ball Definition for PCIe BGA SSD 11.5x13 DATE: May 18, 2018 AFFECTED DOCUMENT: PCIe BGA SSD 11.5x13 ECN SPONSOR: Intel, Western Digital Part I 1.1.

More information

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0b

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0b PCI-X Addendum to the PCI Compliance Checklist Revision 1.0b April 16, 2003 PCI-X 1.0b Addendum to the PCI Compliance Checklist REVISION REVISION HISTORY DATE 1.0 Initial Release 3/1/00 1.0a Updates for

More information

PRODUCT SPECIFICATION

PRODUCT SPECIFICATION PRODUCT SPECIFITION PAGE: 1 OF 7 REV: A Serial ATA Connector, (22SAPP-X-X) LIST OF REVISION REV PAGE DESCRIPTION ECN. NO. DATE A 01-07 NEW E9201035 01/24/03 PRODUCT SPECIFITION PAGE: 2 OF 7 REV: A Serial

More information

Product Manual. Surge Protected Metal 7- Port USB 2.0 Hub DIN RAIL Mount Kit NEC Chip

Product Manual. Surge Protected Metal 7- Port USB 2.0 Hub DIN RAIL Mount Kit NEC Chip Surge Protected Metal 7- Port USB 2.0 Hub DIN RAIL Mount Kit NEC Chip Product Manual Coolgear, Inc. Version 1.1 September 2017 Model Number: USBG-7DU2i 2 USBG-7DU2i Product Manual Revision History Revision

More information

PCI Express Card Electromechanical Specification Revision 2.0

PCI Express Card Electromechanical Specification Revision 2.0 PCI Express Card Electromechanical Specification Revision 2.0 April 11, 2007 Revision Revision History Date 1.0 Initial release. 7/22/2002 1.0a Incorporated WG Errata C1-C7 and E1. 4/1/2003 1.1 Incorporated

More information

zqsfp+stacked Connector and Cage Assembly

zqsfp+stacked Connector and Cage Assembly Product Specification 108-60102 May 27, 2015 Rev A1 zqsfp+stacked Connector and Cage Assembly 1. SCOPE 1.1. Content This specification defines performance, test and quality requirements for the zqsfp+stacked

More information

SFF specifications are available at SFF-TA Specification for. Rev 0.0.

SFF specifications are available at  SFF-TA Specification for. Rev 0.0. SFF specifications are available at http://www.snia.org/sff/specifications SFF-TA-1009 Specification for Rev 0.0.1 January 22, 2018 Secretariat: SFF TA TWG Abstract: This specification defines the pin

More information

PCI Express Card Electromechanical Specification Revision 1.1

PCI Express Card Electromechanical Specification Revision 1.1 PCI Express Card Electromechanical Specification Revision 1.1 March 28, 200 Revision Revision History Date 1.0 Initial release. 7/22/02 1.0a Incorporated WG Errata C1-C7 and E1. 4/1/03 1.1 Incorporated

More information

PCIe Electromechanical Updates Yun Ling Intel Corporation

PCIe Electromechanical Updates Yun Ling Intel Corporation PCIe Electromechanical Updates Yun Ling Intel Corporation * Third party marks and brands are the property of their respective owners. Agenda 225/300 Watt High Power CEM Spec Overview System Volumetric

More information

USB 2.0 Hi-speed Peripheral Compliance Test Report

USB 2.0 Hi-speed Peripheral Compliance Test Report USB 2.0 Hi-speed Peripheral Compliance Test Report USB-IF Compliance Program Company Name SUPREMA INC. Model Name BioMini Plus (SFR500) Model Number SFR500 Product Revision V02A Test Date March 6, 2012

More information

USB Compliance Checklist

USB Compliance Checklist USB Compliance Checklist Peripheral Silicon (excluding hubs) July 19, 1999 USB Device Product Information Date July 19, 1999 Vendor Name Motorola Vendor Street Address Vendor City, State, Zip Vendor Phone

More information

Continuous Input Voltage Filtering Outputs Maximum Output Power Typical Efficiency Operation: -40 C to 85 C (at Card Edge)

Continuous Input Voltage Filtering Outputs Maximum Output Power Typical Efficiency Operation: -40 C to 85 C (at Card Edge) VITA 62 Compliant Power Supply 18V - 40V Input EMI 6 500W 91% Continuous Input Voltage Filtering Outputs Maximum Output Power Typical Efficiency Operation: -40 C to 85 C (at Card Edge) VPX Features Outputs:

More information

USB 2.0 Test Report for High Speed Device

USB 2.0 Test Report for High Speed Device USB 2.0 Test Report for High Speed Device Company Name: Silicon Motion, Inc. Model Name: SM324 Product Type: Mass Storage Product Receive Date: Test Start Date: 02/06/2007 Report Date: 02/08/2007 Test

More information

SFF specifications are available at SFF-TA Specification for. Universal x4 Link Definition for SFF-8639

SFF specifications are available at  SFF-TA Specification for. Universal x4 Link Definition for SFF-8639 SFF specifications are available at http://www.snia.org/sff/specifications Specification for Universal x4 Link Definition for SFF-8639 Rev 1.0 November 3, 2017 Secretariat: SFF TA TWG Abstract: This specification

More information

PRODUCT SPECIFCATION GS MINI-SAS HD External Cable to Board Connector System. 1 of 14 F. Roger Cheng TYPE NUMBER

PRODUCT SPECIFCATION GS MINI-SAS HD External Cable to Board Connector System. 1 of 14 F. Roger Cheng TYPE NUMBER 1 of 14 F TABLE OF CONTENTS 1.0 OBJECTIVE... 3 2.0 SCOPE... 3 3.0 APPLICABLE DOCUMENTS... 3 3.1 FCI SPECIFICATIONS... 3 3.2 OTHER STANDARDS AND SPECIFICATIONS... 3 3.3 FCI PRODUCT QUALIFICATION TEST REPORTS...

More information

Reference Manual. VL-MPEe-E5E. MiniPCIe Dual Ethernet Module. REV. June 2018

Reference Manual. VL-MPEe-E5E. MiniPCIe Dual Ethernet Module. REV. June 2018 Reference Manual REV. June 2018 VL-MPEe-E5E MiniPCIe Dual Ethernet Module WWW.VERSALOGIC.COM 12100 SW Tualatin Road Tualatin, OR 97062-7341 (503) 747-2261 Fax (971) 224-4708 Copyright 2018 VersaLogic Corp.

More information

Product Specification

Product Specification USB A CONNECTOR 1 of 7 J 1.0 GENERAL This specification defines the performance, tests and quality requirements for the USB A connector. This document is composed of the following sections. 1. General

More information

Amphenol Amphenol Taiwan Corporation Sheet 1 of 9

Amphenol Amphenol Taiwan Corporation Sheet 1 of 9 Amphenol Amphenol Taiwan Corporation Sheet 1 of 9 Title: Part Number: Description: MINI SAS Connectors Product Specification G40 Series 0.80mm Pitch, Cable End and Board Mount Revisions Control Rev. ECN

More information

REV CHANGE DESCRIPTION NAME DATE. A Release

REV CHANGE DESCRIPTION NAME DATE. A Release REV CHANGE DESCRIPTION NAME DATE A Release 4-19-17 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the

More information

REV CHANGE DESCRIPTION NAME DATE. A Release

REV CHANGE DESCRIPTION NAME DATE. A Release REV CHANGE DESCRIPTION NAME DATE A Release 4-24-17 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the

More information

VPX 6U 18V - 40V Continuous Input Voltage VITA 62 Compliant Power Supply Input EMI Filtering 5 Outputs 1000W Maximum Output Power Operation: -40 C to

VPX 6U 18V - 40V Continuous Input Voltage VITA 62 Compliant Power Supply Input EMI Filtering 5 Outputs 1000W Maximum Output Power Operation: -40 C to 6U 18V - 40V Continuous Input Voltage VITA 62 Compliant Power Supply Input EMI Filtering 5 Outputs 1000W Maximum Output Power Operation: -40 C to 85 C (at Card Edge) 91% Typical Efficiency Features Outputs:

More information

PCI-SIG ENGINEERING CHANGE NOTICE

PCI-SIG ENGINEERING CHANGE NOTICE PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Unoccupied Slot Power Hand-off State Clarification DATE: January 23, 2007 AFFECTED DOCUMENT: PCI Firmware Specification, Revision 3.0 SPONSOR: Dong Wei; Hewlett

More information

PCI-SIG ENGINEERING CHANGE NOTICE

PCI-SIG ENGINEERING CHANGE NOTICE PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Host Socket Recommendations DATE: Updated June 12, 2006 (Initial release April 10, 2006) AFFECTED DOCUMENT: PCI Express Mini Card, Half-Mini Card ECR (Content of

More information

Technical Specification VPX 3U Block Diagram for VPX-3U-DC28P VOUT Vin+ Vin rtn EMI Filter (Passive) Isolated Non-isolated +5VOUT Non-isolated

Technical Specification VPX 3U Block Diagram for VPX-3U-DC28P VOUT Vin+ Vin rtn EMI Filter (Passive) Isolated Non-isolated +5VOUT Non-isolated 18V - 40V Continuous Input Voltage VITA 62 Compliant Power Supply Input EMI Filtering 6 Outputs 500W Maximum Output Power Operation: -40 C to 85 C (at card edge) 91% Typical Efficiency VPX Features Outputs:

More information

Cervoz Industrial Embedded Module

Cervoz Industrial Embedded Module Cervoz Industrial Embedded Module M.2 2280 NVMe Momentum Series (MLC) M410 Family Product Datasheet Date: 2016.09.26 Revision: 1.0 File: Cervoz_Industrial_Embedded_Module_M.2_2280_M410_Datasheet_Rev1.0

More information

USB 2.0 High-Speed Peripheral Compliance Test Report

USB 2.0 High-Speed Peripheral Compliance Test Report USB 2.0 High-Speed Peripheral Compliance Test Report Company Name Suprema Inc. Model Name RealScan-G10 Model Number RS-G10 Product Revision V01A Test Date 9.16.2011 Test Result PASS 267-2, Seohyeon-dong,

More information

Chapter 1 Introduction Features Getting Help Chapter 2 Architecture Layout and Components... 4

Chapter 1 Introduction Features Getting Help Chapter 2 Architecture Layout and Components... 4 CONTENTS Chapter 1 Introduction... 2 1.1 Features... 2 1.2 Getting Help... 3 Chapter 2 Architecture... 4 2.1 Layout and Components... 4 2.2 Block Diagram of the PCA Board... 5 Chapter 3 Board Components...

More information

Winbond ExpressCard Power Interface Switch W83L351 Series

Winbond ExpressCard Power Interface Switch W83L351 Series Winbond ExpressCard Power Interface Switch W83L351 Series W83L351 Series Data Sheet Revision History NO PAGES DATES VERSION VERSION ON WEB 1. All Apr. /07 1.0 N.A 2 28 July 5, 2007 1.1 MAIN CONTENTS All

More information

PCI Express External Cabling Specification Revision 1.0

PCI Express External Cabling Specification Revision 1.0 PCI Express External Cabling Specification Revision 1.0 January 4, 2007 Revision Revision History DATE 1.0 Initial public release. 1/4/2007 PCI-SIG disclaims all warranties and liability for the use of

More information

USB 2.0 Test Report For Full Speed Device

USB 2.0 Test Report For Full Speed Device USB 2.0 Test Report For Full Speed Device Company Name: Holtek Semiconductor VID (Dec or Hex): 1241 The VID for the company who applies the USB-IF logo. Model Name: HT82A824R Product Type: Audio Class

More information

3M Ribbon Cable Socket and Header, Series 451 & " x.050" (1.27 mm x 1.27 mm)

3M Ribbon Cable Socket and Header, Series 451 &  x.050 (1.27 mm x 1.27 mm) 1 of 8 3M Ribbon Cable Socket and Header, Series 451 & 452.050" x.050" (1.27 mm x 1.27 mm) Product Specification: 78-5102-0091-4 Revised: 05-01-2013 2 of 8 Page Cover Page..... 1 Contents 2 1. Scope......

More information

Mar11 Rev C

Mar11 Rev C Product Specification 108-1956 11Mar11 Rev C PC/104 and PC/104-Plus Connector Systems 1. SCOPE 1.1. Content This specification covers performance, tests and quality requirements for the TE Connectivity

More information

Proposal for SAS 2.1 Specification to Enable Support for Active Cables

Proposal for SAS 2.1 Specification to Enable Support for Active Cables 08-358r3 Proposal for SAS 2.1 Specification to Enable Support for Active Cables Revision 13 Gourgen Oganessyan QUELLAN January 12, 2009 Introduction Inclusion of active cable interconnect option into the

More information

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0a

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0a PCI-X Addendum to the PCI Compliance Checklist Revision 1.0a August 29, 2000 PCI-X Addendum to the PCI Compliance Checklist REVISION REVISION HISTORY DATE 1.0 Initial Release 3/1/00 1.0a Updates for PCI-X

More information

PDS: Rev :A STATUS:Released Printed: Jan 04, 2012

PDS: Rev :A STATUS:Released Printed: Jan 04, 2012 of 2 A.0 Objective This specification defines the performance, test, quality and reliability requirements of the USB3.0 Standard- A Receptacle. 2.0 Scope This specification is applicable to the termination

More information

DS28CM00. I²C/SMBus Silicon Serial Number

DS28CM00. I²C/SMBus Silicon Serial Number DS28CM00 I²C/SMBus Silicon Serial Number www.maxim-ic.com GENERAL DESCRIPTION The DS28CM00 is a low-cost, electronic registration number to provide an absolutely unique identity that can be determined

More information

Product Manual. USB C Hub 4 Port USB 3.1 Gen1 SuperSpeed USB C Upstream. Coolgear, Inc. Version 1.1 September 2017 Model Number: CG-4PU31C2P

Product Manual. USB C Hub 4 Port USB 3.1 Gen1 SuperSpeed USB C Upstream. Coolgear, Inc. Version 1.1 September 2017 Model Number: CG-4PU31C2P USB C Hub 4 Port USB 3.1 Gen1 SuperSpeed USB C Upstream Product Manual Coolgear, Inc. Version 1.1 September 2017 Model Number: CG-4PU31C2P 2 CG-4PU31C2P Product Manual Revision History Revision Date Author

More information

Fast-20 SCSI Parallel Interface. TO: Membership of X3T10 X3T10/94-061r4

Fast-20 SCSI Parallel Interface. TO: Membership of X3T10 X3T10/94-061r4 TO: Membership of X3T10 FROM: SUBJECT: L. Lamers / J. Lohmeyer Fast-20 SCSI proposal for working draft DATE: May 9, 1994 This revision (4) incorporates the changes suggested by the May 5, 1994 Fast-20

More information

PCI Express Card Electromechanical Specification Revision 1.0

PCI Express Card Electromechanical Specification Revision 1.0 PCI Express Card Electromechanical Specification Revision 1.0 July 22, 2002 Revision Revision History Date 1.0 Initial release. 7/22/02 PCI-SIG disclaims all warranties and liability for the use of this

More information

USB 2.0 Test Report For Full Speed Device

USB 2.0 Test Report For Full Speed Device USB 2.0 Test Report For Full Speed Device Company Name: Holtek VID (Dec or Hex): 1241 The VID for the company who applies the USB-IF logo. Model Name: HT68FB540 Product Type: HID Report Date: 2013/02/01

More information

CONTENTS. 1.1 Features About the KIT Getting Help Layout and Components Block Diagram of the PCA Board...

CONTENTS. 1.1 Features About the KIT Getting Help Layout and Components Block Diagram of the PCA Board... CONTENTS CHAPTER 1 INTRODUCTION OF THE PCA CARD...2 1.1 Features...2 1.2 About the KIT...3 1.3 Getting Help...4 CHAPTER 2 PCA CARD ARCHITECTURE...5 2.1 Layout and Components...5 2.2 Block Diagram of the

More information

Aug04 Rev D EC

Aug04 Rev D EC Product Specification 108-1163 18Aug04 Rev D EC 0990-1127-04 Modular Plugs, Thru-Hole and Surface Mount Jacks, Data and Telephone, PCB Mounted 1. SCOPE 1.1. Content This specification covers the performance,

More information

Amphenol Amphenol Taiwan Corporation Sheet 1 of 16

Amphenol Amphenol Taiwan Corporation Sheet 1 of 16 Amphenol Amphenol Taiwan Corporation Sheet 1 of 16 Title: USB3.0 Product Specification Part Number: GSB3 Series Description: USB3.0 A&B Type Plug & Receptacle Revisions Control Rev. ECN Number Originator

More information

250 Mbps Transceiver in LC FB2M5LVR

250 Mbps Transceiver in LC FB2M5LVR 250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible

More information

VITA 62 VPX-6U 18V - 40V. Input EMI. Operation: -40 C to 85 C (at Card Edge) VPX Features. Outputs: VS1:

VITA 62 VPX-6U 18V - 40V. Input EMI. Operation: -40 C to 85 C (at Card Edge) VPX Features. Outputs: VS1: VITA 62 Compliant Power Supply 18V - 40V Input EMI Continuous Input Voltage Filtering 5 800W 91% Outputs Maximum Output Power Typical Efficiency Operation: -40 C to 85 C (at Card Edge) VPX Features Outputs:

More information

PRODUCT SPECIFICATION

PRODUCT SPECIFICATION Dual SIM Card Connector, Retainer Type, 8-Pin, SMT, 3.0mm Profile Page 1 Dual SIM Card Connector, Retainer Type, 8-Pin, SMT, 3.0mm Profile Page 2 1.0 SCOPE. This specification covers performance, tests

More information

SPECIFICATION. Preliminary. TFT-LCD Monitor TITLE. Signature Date Prepared by Date

SPECIFICATION. Preliminary. TFT-LCD Monitor TITLE. Signature Date Prepared by Date SPECIFICATION TITLE TFT-LCD Monitor MODEL NAME IDS31-070W540DVA1E Signature Date Prepared by Date Please return 1 copy for our confirmation with your signature and comments Model :IDS31-070W540DVA1E Rev.

More information

Preface About this User's Guide... iv What you will learn from this user's guide... iv Conventions in this user's guide... iv

Preface About this User's Guide... iv What you will learn from this user's guide... iv Conventions in this user's guide... iv Table of Contents Preface About this User's Guide... iv What you will learn from this user's guide... iv Conventions in this user's guide... iv Chapter 1 Introducing the PCI-PDISO8... 1-1 Overview: PCI-PDISO8

More information

Specification. date: ,75 50,95 30,00

Specification. date: ,75 50,95 30,00 4,75 50,95 30,00 date: 09.06.2009 Contents: device overall description 802.11 wireless lan - features - block diagram - modulation methods - channel assignment - security (WEP key) - RF characteristics

More information

System Management Bus Revision 2.0

System Management Bus Revision 2.0 System Management Bus Revision 2.0 Robert Dunstan, Intel Corporation Dale Stolitzka, Analog Devices, Inc. Agenda Why make an SMBus 2.0--An Overview? PCI Engineering Change Request Electrical Specifications

More information

SUPERTALENT RAIDDRIVE II PLUS

SUPERTALENT RAIDDRIVE II PLUS SUPERTALENT RAIDDRIVE II PLUS PCI EXPRESS SOLID STATE DRIVE Copyright, Property of Super Talent Technology. All rights reserved. The information and specification provided in this document should be used

More information

89HPES4T4[3T3]QFN Hardware Design Guide

89HPES4T4[3T3]QFN Hardware Design Guide 89HPES4T4[3T3]QFN Hardware Design Guide Notes Introduction This document provides general guidelines to help design IDT s 89 PCI Express 4-port switch () and also applies to the PES3T3QFN. This document

More information

Table of Contents. 1 General 1.1 Scope

Table of Contents. 1 General 1.1 Scope Table of Contents 1 General 1.1 Scope 2 Input Characteristics 2.1 Input Voltage 2.2 Input Frequency 2.3 Max. Input AC Current 2.4 Inrush Current 2.5 Efficiency 3 Output characteristics 3.1 Nominal Operation

More information

Nano Pitch I/O Pluggable Connector

Nano Pitch I/O Pluggable Connector Design Objective 108-60118 06 Aug 2017 Rev 1 Nano Pitch I/O Pluggable Connector 1. SCOPE 1.1. Content This specification covers performance, tests and quality requirements for the TE Connectivity (TE)

More information

Product Specification. CLOUDSPLITTER Connector System

Product Specification. CLOUDSPLITTER Connector System Product Specification 01NOV2013 Rev A CLOUDSPLITTER Connector System 1. SCOPE 1.1. Content This specification covers the performance, tests and quality requirements for the CLOUDSPLITTER connector system.

More information

USB2.0 - Device. Universal Serial Bus Measurement

USB2.0 - Device. Universal Serial Bus Measurement USB2.0 - Device Universal Serial Bus Measurement www.tektronix.com 2015-05-05 REVISION RECORD SHEET Version Completion Initiator Page Date s 0.8 7-7-2014 S. Harrison 56 First Draft Nature of Change i ii

More information

Product Specification AMP Connector USB Consortium, Plug & Receptacle. Lead Free Version

Product Specification AMP Connector USB Consortium, Plug & Receptacle. Lead Free Version Product Specification 108-60034 AMP Connector USB Consortium, Plug & Receptacle Lead Free Version 1. Scope: 1.1 Contents: This specification covers the requirements for product performance, test methods

More information

Industrial Semi-Metal USB

Industrial Semi-Metal USB Industrial Semi-Metal USB Generation 3L HERMIT-C Series Product Specification INDUSTRIAL Semi-Metal USB Flash Disk Generation 3L Version 01V0 Document No. 100-xMUFD-HCT3L December, 2015 APRO CO., LTD.

More information

NeXLev Product Specification TB2144

NeXLev Product Specification TB2144 NeXLev Product Specification TB2144 Revision B Specification Revision Status Revision SCR No. Description Initial Date - S0161 New Release DM 4/5/2006 A S1357 Update copper material callout, DM 8/31/09

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and

More information

Architecture Specification

Architecture Specification PCI-to-PCI Bridge Architecture Specification, Revision 1.2 June 9, 2003 PCI-to-PCI Bridge Architecture Specification Revision 1.1 December 18, 1998 Revision History REVISION ISSUE DATE COMMENTS 1.0 04/05/94

More information

PAC BI-DP BIM and 8701-CA-BI Carrier

PAC BI-DP BIM and 8701-CA-BI Carrier June 2013 PAC8000 8507-BI-DP BIM and 8701-CA-BI Carrier PROFIBUS DP Bus Interface Module and Carrier The 8507-BI-DP Bus Interface Module (BIM) provides the communications link between the PAC8000 series

More information

Development SFF-8667 Rev 0.5. SFF specifications are available at SFF-8667.

Development SFF-8667 Rev 0.5. SFF specifications are available at  SFF-8667. SFF specifications are available at http://www.snia.org/sff/specifications SFF-8667 Specification for Module with High Density Connector for Enclosure Applications Rev 0.5 November 2, 2017 Secretariat:

More information

Today s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A

Today s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A N5416A Automated USB 2.0 Pre-Compliance Test Solutions Today s Schedule USB 2.0 Overview USB 2.0 Compliance Testing Examples of Compliance Tests Demo of the Agilent Solution Q&A USB 2.0 Overview USB Integrators

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs

More information

Proposal for SAS 2.x Specification to Enable Support for Active Cables

Proposal for SAS 2.x Specification to Enable Support for Active Cables 08-052r5 Proposal for SAS 2.x Specification to Enable Support for Active Cables Gourgen Oganessyan QUELLAN June 5, 2008 Introduction Inclusion of active cable interconnect option into the SAS specification

More information

OCT 17 Rev A

OCT 17 Rev A Product Specification 108-133085 05OCT 17 Rev A The product described in this document has not been fully tested to ensure conformance to the requirements outlined below. Therefore, TE Connectivity (TE)

More information

Twisted-pair cable (either twisted-flat or discrete wire twisted pairs) should be used with differential transceivers.

Twisted-pair cable (either twisted-flat or discrete wire twisted pairs) should be used with differential transceivers. 1 Connecting devices 1.1 Connecting devices with single-ended transceivers The maximum cumulative length of the signal path from terminator to terminator when using single-ended transceivers shall be 1

More information

COM Express Carrier Design Guide

COM Express Carrier Design Guide COM Express Carrier Design Guide Guidelines for designing COM Express Carrier Boards March, 009 Rev..0 This design guide is not a specification. It contains additional detail information but does not replace

More information

OSFP Connector Cage & Cable System

OSFP Connector Cage & Cable System PAGE /6 /5/7 UNRESTRICTED OSFP Connector Cage & Cable System PAGE /6 /5/7 UNRESTRICTED.0 SCOPE This Product Specification covers performance, test and quality requirements for the JPC Quad Small Form Factor

More information

Features. 10k. 10k ON/OFF. 1µF OVERCURRENT OVERCURRENT. Typical Two-Port Bus-Powered Hub

Features. 10k. 10k ON/OFF. 1µF OVERCURRENT OVERCURRENT. Typical Two-Port Bus-Powered Hub MIC2536 Dual USB Power Distribution Switch Final Information General Description The MIC2536 is a cost-effective high-side power switch, with two independently controlled channels, optimized for buspowered

More information

SAT0003_REV3.0 Test Procedure Texas Instruments for TPS40422 EVM Module

SAT0003_REV3.0 Test Procedure Texas Instruments for TPS40422 EVM Module Texas Instruments SAT0003_REV3.1 Test Procedure April 23, 2013 Scott McElroy Note: The SAT0003_REV3.1 is an evaluation module for the TPS40422 using the MSP430G2553 to test the functionality of the PMBus.

More information

PCI Bus Power Management Interface Specification. Revision 1.1

PCI Bus Power Management Interface Specification. Revision 1.1 PCI Bus Power Management Interface Specification Revision 1.1 December 18, 1998 Revision History Revision Issue Date Comments 1.0 June 30, 1997 Original Issue. 1.1 December 18, 1998 Integrated the 3.3Vaux

More information

QN-MU-A0028S QN-MU-A0028-C BlueW-2310 minicard WiFi & Bluetooth v2.1+edr Datasheets

QN-MU-A0028S QN-MU-A0028-C BlueW-2310 minicard WiFi & Bluetooth v2.1+edr Datasheets QN-MU-A0028S QN-MU-A0028-C BlueW-2310 minicard WiFi & Bluetooth v2.1+edr Datasheets Version 1.2 CONTENT 1 Introductions... 3 1.1 Features and Benefits... 3 1.2 Module System Diagram... 4 1.3 Product Specifications...

More information

DAXA-ED5 Specifica on

DAXA-ED5 Specifica on DAXA-ED5 Specifica on 802.11a/n/ac 5GHz 4x4 Wave 2 PCIe mini card, QCA9980 Overview: DAXA-ED5 is an 802.11a/n/ac 5GHz single band 4x4 MU-MIMO Wave 2 PCI-e mini card module which is designed to optimize

More information

NVMe/PCIe - HDD Ramifications OCP Discussion of Options for PCIe/NVMe HDD Devices

NVMe/PCIe - HDD Ramifications OCP Discussion of Options for PCIe/NVMe HDD Devices DATA IS POTENTIAL NVMe/PCIe - HDD Ramifications OCP Discussion of Options for PCIe/NVMe HDD Devices Jon Trantham, Seagate Research January 23 rd, 2019 Legal Disclaimers Disclaimer This document is provided

More information

Addressable Bus Buffer Provides Capacitance Buffering, Live Insertion and Nested Addressing in 2-WireBus Systems

Addressable Bus Buffer Provides Capacitance Buffering, Live Insertion and Nested Addressing in 2-WireBus Systems Addressable Bus Buffer Provides Capacitance Buffering, Live Insertion and Nested Addressing in 2-WireBus Systems by John Ziegler Introduction The reliability of data processing, data storage and communications

More information

Development SFF-8667 Rev 0.3. SFF specifications are available at SFF-8667.

Development SFF-8667 Rev 0.3. SFF specifications are available at  SFF-8667. SFF specifications are available at http://www.snia.org/sff/specifications SFF-8667 Specification for Module with High Density Connector for Enclosure Applications Rev 0.3 July 12, 2017 Secretariat: SFF

More information

Product Manual. Industrial 12-Port USB 2.0 Powered Hub for PC-MAC DIN-RAIL Mount. Coolgear, Inc. Version 1.1 September 2017 Model Number: USBG-12U2ML

Product Manual. Industrial 12-Port USB 2.0 Powered Hub for PC-MAC DIN-RAIL Mount. Coolgear, Inc. Version 1.1 September 2017 Model Number: USBG-12U2ML Industrial 12-Port USB 2.0 Powered Hub for PC-MAC DIN-RAIL Mount Product Manual Coolgear, Inc. Version 1.1 September 2017 Model Number: USBG-12U2ML 2 USBG-12U2ML Product Manual Revision History Revision

More information

SATA III MLC CFast Card

SATA III MLC CFast Card SATA III MLC CFast Card HERMES-G Series Product Specification APRO MLC SATA III CFast Card Version 01V2 Document No. 100-xPCFA-JGTM April 2015 APRO CO., LTD. Phone: +88628226-1539 Fax: +88628226-1389 This

More information

PCI-SIG ENGINEERING CHANGE REQUEST

PCI-SIG ENGINEERING CHANGE REQUEST PCI-SIG ENGINEERING CHANGE REQUEST TITLE: ACPI additions for ASPM, OBFF, LTR ECNs DATE: October 30, 2009 Updated February 1, 2010 AFFECTED DOCUMENT: PCI Firmware Spec 3.0 SPONSOR: Intel Corporation Part

More information

California PC FLASH ATA PC Card PCMCIA Full Specifications

California PC FLASH ATA PC Card PCMCIA Full Specifications CaliforniaPC.com California Peripherals & Components, Inc. WorldWide Supplier of Computer Hardware & Software Any Where. Any Temperature.* California PC FLASH ATA PCMCIA Full Specifications Industrial

More information

CrossLink Hardware Checklist Technical Note

CrossLink Hardware Checklist Technical Note FPGA-TN-02013 Version 1.1 August 2017 Contents Acronyms in This Document... 3 Introduction... 4 Power Supplies... 5 CrossLink MIPI D-PHY and PLL Power Supplies... 5 Power Estimation... 6 Configuration

More information

Proposal for SAS 2.x Specification to Enable Support for Active Cables

Proposal for SAS 2.x Specification to Enable Support for Active Cables 08-052r2 Proposal for SAS 2.x Specification to Enable Support for Active Cables Gourgen Oganessyan QUELLAN March 7, 2008 Introduction Inclusion of active cable interconnect option into the SAS specification

More information