USCMS HCAL FERU: Front End Readout Unit. Drew Baden University of Maryland February 2000
|
|
- Oliver Hopkins
- 5 years ago
- Views:
Transcription
1 USCMS HCAL FERU: Front End Readout Unit Drew Baden University of Maryland February 2000
2 HCAL Front-End Readout Unit Joint effort between: University of Maryland Drew Baden (Level 3 Manager) Boston University Eric Hazen, Larry Sulak University of Illinois, Chicago Mark Adams, Rob Martin, Nikos Varelas Web site: Has latest project, spreedsheets, conceptual design report, etc This talk Overview Status Cost and Schedule CMS-TriDAS. 8-Feb-00 2
3 QIE Readout USCMS HCAL FERU Parameters 2 Channels per fiber, 7 data bits + 2 cap bits per channel HP G-links, 20 bit frames, 16 bits data HCAL Channels (includes calibration fibers) drives the cost Towers Fibers Trig Towers BARREL 4,824 2,412 2,412 OUTER 2,280 1,140 0 ENDCAP 3,672 1,836 1,836 FORWARD 2,556 1, (approximation) TOTAL 13,332 6,666 5,148 Trigger Primitives Need to understand 53 Overlap region, high rad region, etc. Data rates estimated using 15% occupancy at L=10 34 Assume 100kHz Level 1 accepts Method for Level 1 trigger crossing determination under study (Eno etal.) CMS-TriDAS. 8-Feb-00 3
4 Readout Crate Components HCAL Readout Crate Standard 9U VIPA P3 backplanes not anticipated (saves $) 18 HCAL Trigger and Readout Cards (HTR) Raw data fiber input 16 fibers, 2 channels per fiber=32 channels per card Level 1 Trigger Primitives output Level 2 Data output to DCC 1 Data Concentrator Card (DCC) Buffers 100 L1 accepts for DAQ Also serve as DDU? 1 HCAL Readout Control Module (HRC) VME CPU for fast and slow monitoring TTC fanout To: DAQ FED D C C H R C T C C H T R Front End: QIE Tx H T R 1 Gbps fibers (2 channels/fiber) 18 HTR Cards Level 2 Raw Data 200 Mbps link H T R Level 1 Trigger Data Vitesse, Copper Link, 20m cables, 1 Gbps Level 1 Trigger H T R CMS-TriDAS. 8-Feb-00 4
5 HCAL TRIGGER and READOUT Card Raw data Inputs on front panel: 16 digital serial fibers from QIE 1 serial twisted pair with TTC information Level 1 Trigger Tower data outputs on rear connector: 8 twisted pair Investigating use of quad pair cable works Would allow use of 2 or 4 RJ45 connectors Might be able to do that on front panel as well DAQ data output to DCC on front panel: Single connector running LVDS Level 1 Path: Trigger primitive preparation Transmission to Level 1 Level 2/DAQ Path: Buffering for Level 1 Decision No filtering or crossing determination necessary Transmission to DCC for Level 2/DAQ readout CMS-TriDAS. 8-Feb-00 5
6 HTR Card Conceptual Design Current R&D design focusing on Understanding HCAL requirements Interface with FNAL group Minimizing internal data movement Using large FPGA vs ASICS Pretty much a given that we will not use the ASICs from FERMI No card-to-card communication Has implications with respect to summing in 53 region, and fiber routing How to implement I/O R&D on all relevant links is in progress Reducing costs On-chip FPGA memory is a big factor Eliminating P3 backplane saves ~$1000/card and $1500/crate Investigating use of Vitesse receivers for HP optical-to-electrical parts CMS-TriDAS. 8-Feb-00 6
7 Preliminary design. TTCRx PC-MIP cards for data input 18 HTR cards 3 inputs x 6 cards = 18 inputs PMC cards for Level 2/DAQ buffering and etc. DDU Processing FPGA Dual Port Memory Protocol FPGA FMU RUI Link Tx Build motherboard to accommodate PCI interfaces VME interface USCMS HCAL FERU Data Concentrator Card PC-MIP Mezzanine Cards 3 Channel Link Receivers VME64xP (VIPA) 9U Module TTCRx Data Concentrator DDU Functions (Detector Dependent Unit) 3 Independent PCI Busses FMU PMC Mezzanine Cards (Fast Monitor Unit) RUI Link Tx (Readout Unit Input) to RUI CMS-TriDAS. 8-Feb-00 7
8 Hcal Readout Control Module 9U motherboard (some similarities to DCC maybe end up being same.tbd) Functionality: TTC fanout TTCRx daughter card 18 outputs on front panel probably use small footprint connectors Input from DCC To be determined Used for monitoring, and possibly VME data path Fast Monitoring Unit Implemented on PMC daughter board Will most likely contain FPGA implementation Slower Monitoring and crate communication PMC CPU, buy from industry Busy signal output To go to HCAL DAQ Concentrator (HDC) Demonstrator implemented piecemeal Industry CPU card Separate 6U TTC fanout card Motherboard and PMC daughter board R&D CMS-TriDAS. 8-Feb-00 8
9 Project Status HTR: R&D on I/O cards underway at UMD LPD ASIC vs. FPGA discussions are progressing Xilinx VERTEX-E technical data and cost estimates underway Altera APEX chips under study have a 20k400 free sample to play with LPD specs sent to us by CAEN We will evaluate our requirements, perhaps work with CAEN on how to implement in FPGA Better understanding of derandomizing buffers Discreet simulation indicates L1A max per orbit greatly minimizes buffer sizes Will make FPGA implementation more cost effective DCC R&D on DCC motherboard underway at BU HRC UIC ramping up to provide some functionality of HRC card by fall 2000 Overall integration Synchronization issues under consideration We are being educated HCAL and ECAL group are in better contact about how to deal with these issues Efforts underway to bring Mr. dasilva (ECAL DCC designer) to USA this summer Plans to use early production cards for Alcove tests in early 2003 CMS-TriDAS. 8-Feb-00 9
10 Project Progression Demonstrators Limited scope 1 st priority: functional test of requirements 2 nd priority: hardware implementation Integration: fall of st Prototype Hardware implementation is a priority Full channel count Integration: fall of nd Prototype Final cards Production will be clones of these No big integration effort necessary Completed: summer 2002 Production Begins: fall 2002 Duration: 4-6 months, all cards ready by spring 2003 CMS-TriDAS. 8-Feb-00 10
11 Parts cost USCMS HCAL FERU Current Issues HTR implementation in 4 FPGA in 463 cards = 1852 FPGAs Trying to pin down Xilinx and Altera Still learning about functional requirements, e.g. how to design with uncertain crossing determination algorithm in HTR How DDC interfaces with DAQ Synchronization dasilva will help a great deal with making this more concrete Might have design implications, but not at demonstrator stage FPGA programming Need to do this at the simulation level logic block design is insufficient This is our biggest engineering concern, and we are doing the following: Gain expertise in-house: Asked Altera for cost estimate for a course at UMD (4-5 engineers, me, grad student) They said they d help us with the design of the HTR FPGA code Mining expertise within the Masters level EE students. CMS-TriDAS. 8-Feb-00 11
12 HTR USCMS HCAL FERU Schedule March 2000: G-Links tester board ready 1 Tx, 1 Rx, FIFO, DAC Maybe procure elsewhere? May 2000: Front-end prototype evaluation complete 1 fiber, FPGA logic, G-Links, LVDS, Vitesse July 2000: Demonstrator prototype assembly finished 6U, 4 fibers, VME, Vitesse, LVDS, TTC, 1 DCC output Sept 2000: Demonstrator production complete DCC/DDU March 2000: Link receiver card (PC-MIP) prototype Basic DCC logic July 2000: DDU card (PMC) prototype by July 2000 Sept 2000: Motherboard prototype Integration HTR, DCC, TTC.integration and production completed by Jan 2001 CMS-TriDAS. 8-Feb-00 12
CMS Trigger/DAQ HCAL FERU System
CMS Trigger/DAQ HCAL FERU System Drew Baden University of Maryland October 2000 http://macdrew.physics.umd.edu/cms/ Honest assessment: About 3 months behind schedule. TRIDAS Overall Project Timelines Expected
More informationHCAL TPG and Readout
HCAL TPG and Readout CMS HCAL Readout Status CERN Tullio Grassi, Drew Baden University of Maryland Jim Rohlf Boston University CMS/CERN. Nov, 2001 HCAL TriDAS 1 CMS TriDAS Architecture Data from CMS FE
More informationFront End Electronics. Level 1 Trigger
0. CMS HCAL rigger and Readout Electronics Project he overall technical coordination for the HCAL trigger and readout electronics (ri- DAS) project will be located in the Maryland HEP group, led by Drew
More informationHCAL TPG and Readout
HCAL TPG and Readout CMS HCAL Readout Status CERN Drew Baden University of Maryland March 2002 http://macdrew.physics.umd.edu/cms/ see also: http://tgrassi.home.cern.ch/~tgrassi/hcal/ CMS/CERN. Mar, 2002
More informationHCAL FE/DAQ Overview
HCAL FE/DAQ Overview CAL REGIONAL TRIGGER Trigger Primitives DAQ RUI DAQ DATA SLINK64 [1 Gbit/s] C P U D C C H T R H T R H T R READ-OUT Crate (in UXA) 18 HTRs per Readout Crate TTC 16 bits @ 80 MHz FRONT-END
More informationHCAL TPG and Readout
HCAL TPG and Readout CMS HCAL Readout Status CERN Drew Baden University of Maryland March 2002 CMS/CERN. Mar, 2002 HCAL TriDAS 1 HCAL FE/DAQ Changes CAL REGIONAL TRIGGER Trigger Primitives DAQ RUI NEW
More informationHCAL Trigger Readout
HCAL Trigger Readout HTR Status and Clocking Issues D. Baden, T. Grassi http://www.physics.umd.edu/hep/esr_dec_2002.pdf 1 FE/DAQ Electronics S-Link: 64 bits @ 25 MHz Trigger Primitives READ-OUT Crate CAL
More informationRPC Trigger Overview
RPC Trigger Overview presented by Maciek Kudla, Warsaw University RPC Trigger ESR Warsaw, July 8th, 2003 RPC Trigger Task The task of RPC Muon Trigger electronics is to deliver 4 highest momentum muons
More informationDHCAL Readout Back End
DHCAL Readout Back End Eric Hazen, John Butler, Shouxiang Wu Boston University Two DCOL Options (1) Use CMS-DCC Already exists, so Lower cost? Quicker? Obsolete components Not optimized for DCAL Copper
More informationWBS Trigger. Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Status Review November 20, 2003
WBS 3.1 - Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status Review November 20, 2003 This talk is available on: http://hep.wisc.edu/wsmith/cms/trig_lehman_nov03.pdf US CMS
More informationTrigger Report. W. H. Smith U. Wisconsin. Calorimeter & Muon Trigger: Highlights Milestones Concerns Near-term Activities CMS
Trigger Report W. H. Smith U. Wisconsin Calorimeter & Muon Trigger: Highlights Milestones Concerns Near-term Activities Calorimeter Trigger Highlights, Milestones, Activities: Receiver Card Prototype delivered
More informationEMU FED. --- Crate and Electronics. ESR, CERN, November B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling. The Ohio State University
EMU FED --- Crate and Electronics B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling The Ohio State University ESR, CERN, November 2004 EMU FED Design EMU FED: Outline FED Crate & Custom Backplane
More informationCSC Trigger Motherboard
CSC Trigger Motherboard Functions of TMB Tests: Performance at summer 2003 test beam Radiation, magnetic fields, etc. Plans for TMB production and testing 1 Cathode LCT CSC Trigger Requirements Identify
More informationTrack-Finder Test Results and VME Backplane R&D. D.Acosta University of Florida
Track-Finder Test Results and VME Backplane R&D D.Acosta University of Florida 1 Technical Design Report Trigger TDR is completed! A large amount effort went not only into the 630 pages, but into CSC Track-Finder
More informationVelo readout board RB3. Common L1 board (ROB)
Velo readout board RB3 Testing... Common L1 board (ROB) Specifying Federica Legger 10 February 2003 1 Summary LHCb Detectors Online (Trigger, DAQ) VELO (detector and Readout chain) L1 electronics for VELO
More informationHCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:
HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at: http://cmsdoc.cern.ch/cms/hcal/document/countinghouse/dcc/dcctechref.pdf Table
More informationRT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters
RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters Nicolas Chevillot (LAPP/CNRS-IN2P3) on behalf of the ATLAS Liquid Argon Calorimeter Group 1 Plan Context Front-end
More informationWBS Trigger. Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review June 5, 2002
WBS 3.1 - Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review June 5, 2002 This talk is available on: http://hep.wisc.edu/wsmith/cms/trig_lehman_plen02.pdf W. Smith, U. Wisconsin,
More informationElectronics on the detector Mechanical constraints: Fixing the module on the PM base.
PID meeting Mechanical implementation ti Electronics architecture SNATS upgrade proposal Christophe Beigbeder PID meeting 1 Electronics is split in two parts : - one directly mounted on the PM base receiving
More informationRESPONSIBILITIES CIEMAT, MADRID HEPHY, VIENNA INFN, PADOVA INFN, BOLOGNA INFN, TORINO U. AUTONOMA, MADRID & LV, HV PS SYSTEMS.
2 RESPONSIBILITIES CIEMAT, MADRID HEPHY, VIENNA INFN, PADOVA INFN, BOLOGNA INFN, TORINO U. AUTONOMA, MADRID & LV, HV PS SYSTEMS 4 5 2 Crates w/bp 2 TIM 3 ROS-25 3 TRG SC 2 RO PP 6 SC crate: 3 units 2
More informationPresentation Outline. Data Concentrator Card for ECAL. ECAL Data Volume and Raw Data generation. DCC Conceptual Design
Data Concentrator Card for ECAL Presentation Outline ECAL Data Volume and Raw Data generation DCC Conceptual Design Modeling and Simulation of the Hardware DCC TEAM DCC Requirements João Varela ECAL Raw
More informationAlternative Ideas for the CALICE Back-End System
Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University College London 5 February 2002 5 Feb 2002 Alternative Ideas for the CALICE Backend System 1 Concept Based on
More informationMuon Trigger Electronics in the Counting Room
Muon Trigger Electronics in the Counting Room Darin Acosta University of Florida April 2000 US CMS DOE/NSF Review: April 11-13, 2000 1 Outline Overview of the CSC trigger system Sector Receiver (WBS: 3.1.1.2)
More informationBES-III off-detector readout electronics for the GEM detector: an update
BES-III off-detector readout electronics for the GEM detector: an update The CGEM off-detector collaboration ( INFN/Univ. FE, INFN LNF, Univ. Uppsala ) 1 Outline Reminder Update on development status Off-detector
More informationPC-MIP Link Receiver Board Interface Description
PC-MIP Link Receiver Board Interface Description E. Hazen, A. Chertovskikh Boston University Rev 2. August 24, 26 1 Description and Operation This document describes briefly the PC-MIP 3-channel Link Receiver
More informationTrigger Layout and Responsibilities
CMS EMU TRIGGER ELECTRONICS B. Paul Padley Rice University February 1999 Trigger Layout and Responsibilities Basic Requirements z Latency: < 3.2 us z Fully pipelined synchronous architecture, dead time
More informationS-LINK: A Prototype of the ATLAS Read-out Link
: A Prototype of the ATLAS Read-out Link Erik van der Bij, Robert McLaren, Zoltán Meggyesi EP-Division CERN, CH-1211 Geneva 23 Abstract The ATLAS data acquisition system needs over 1500 read-out links
More informationThe CMS Global Calorimeter Trigger Hardware Design
The CMS Global Calorimeter Trigger Hardware Design M. Stettler, G. Iles, M. Hansen a, C. Foudas, J. Jones, A. Rose b a CERN, 1211 Geneva 2, Switzerland b Imperial College of London, UK Matthew.Stettler@cern.ch
More informationIgnacy Kudla, Radomir Kupczak, Krzysztof Pozniak, Antonio Ranieri
*** Draft *** 15/04/97 *** MK/RK/KTP/AR *** ***use color print!!!*** RPC Muon Trigger Detector Control Ignacy Kudla, Radomir Kupczak, Krzysztof Pozniak, Antonio Ranieri $Ã&06 Ã*(1(5$/ RPC Muon Trigger
More informationDT TPG STATUS. Trigger meeting, September INFN Bologna; INFN Padova; CIEMAT Madrid. Outline: most updates on Sector Collector system
DT TPG STATUS Trigger meeting, September 19 2006 INFN Bologna; INFN Padova; CIEMAT Madrid Outline: most updates on Sector Collector system MTCC phase 1 lessons resume Open issues (Good) news from tests
More informationThe ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA
Carmen González Gutierrez (CERN PH/ED) The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 17 September 2004, BOSTON, USA Outline: 9 System overview 9 Readout
More informationPrototyping NGC. First Light. PICNIC Array Image of ESO Messenger Front Page
Prototyping NGC First Light PICNIC Array Image of ESO Messenger Front Page Introduction and Key Points Constructed is a modular system with : A Back-End as 64 Bit PCI Master/Slave Interface A basic Front-end
More informationThe MROD. The MDT Precision Chambers ROD. Adriaan König University of Nijmegen. 5 October nd ATLAS ROD Workshop 1
The MROD The MDT Precision Chambers ROD Adriaan König University of Nijmegen 5 October 2000 2nd ATLAS ROD Workshop 1 Contents System Overview MROD-0 Prototype MROD-1 Prototype Performance Study FE Parameter
More informationDTTF muon sorting: Wedge Sorter and Barrel Sorter
DTTF muon sorting: Wedge Sorter and Barrel Sorter 1 BS, it sorts the 4 best tracks out of max 24 tracks coming from the 12 WS of barrel Vienna Bologna PHTF 72 x Vienna Bologna Padova 12 WS, each one sorts
More informationCalorimeter Trigger Hardware Update
Calorimeter Trigger Hardware Update T. Gorski, P. Klabbers, W. H. Smith, S. Dasu,, J. Tikalsky, D. Seemuth, A. Farmahini-Farahani, A. Perugupalli University of Wisconsin November 15, 2012 1 UW CTP-6 MMC
More informationJ. Castelo. IFIC, University of Valencia. SPAIN DRAFT. V1.0 previous to 5/6/2002 phone meeting
TileCal ROD HW Specific Requirements to Use the New LArg Motherboard A Report Document J. Castelo Jose.Castelo@ific.uv.es IFIC, University of Valencia. SPAIN DRAFT V1.0 previous to 5/6/2002 phone meeting
More informationCMX Hardware Status. Chip Brock, Dan Edmunds, Philippe Yuri Ermoline, Duc Bao Wojciech UBC
Hardware Status Chip Brock, Dan Edmunds, Philippe Laurens@MSU Yuri Ermoline, Duc Bao Ta @CERN Wojciech Fedorko @ UBC Michigan State University 25-Oct-2013 Outline Review of hardware project (Some) hardware
More information2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System
Chapter 8 Online System The task of the Online system is to ensure the transfer of data from the front-end electronics to permanent storage under known and controlled conditions. This includes not only
More informationAcquisition system for the CLIC Module.
Acquisition system for the CLIC Module. S.Vilalte on behalf the LAPP CLIC group. 1 1 LAPP CLIC group Annecy France The status of R&D activities for CLIC module acquisition are discussed [1]. LAPP is involved
More informationUpdate on PRad GEMs, Readout Electronics & DAQ
Update on PRad GEMs, Readout Electronics & DAQ Kondo Gnanvo University of Virginia, Charlottesville, VA Outline PRad GEMs update Upgrade of SRS electronics Integration into JLab DAQ system Cosmic tests
More informationImplementation of on-line data reduction algorithms in the CMS Endcap Preshower Data Concentrator Cards
Journal of Instrumentation OPEN ACCESS Implementation of on-line data reduction algorithms in the CMS Endcap Preshower Data Concentrator Cards To cite this article: D Barney et al Related content - Prototype
More informationATLAS TDAQ RoI Builder and the Level 2 Supervisor system
ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair 1, J. Dawson 1, G. Drake 1, W. Haberichter 1, J. Schlereth 1, M. Abolins 2, Y. Ermoline 2, B. G. Pope 2 1 Argonne National Laboratory,
More informationLevel-1 Regional Calorimeter Trigger System for CMS
Computing in High Energy and Nuclear Physics, La Jolla, CA, USA, March 24-28, 2003 1 Level-1 Regional Calorimeter Trigger System for CMS P. Chumney, S. Dasu, J. Lackey, M. Jaworski, P. Robl, W. H. Smith
More informationThe Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System
The Track-Finding Processor for the Level- Trigger of the CMS Endcap Muon System D. Acosta, A. Madorsky (Madorsky@phys.ufl.edu), B. Scurlock, S.M. Wang University of Florida A. Atamanchuk, V. Golovtsov,
More informationThe ATLAS Level-1 Muon to Central Trigger Processor Interface
The ATLAS Level-1 Muon to Central Processor D. Berge a, N. Ellis a, P. Farthouat a, S. Haas a, P. Klofver a, A. Krasznahorkay a,b, A. Messina a, T. Pauly a, G. Schuler a, R. Spiwoks a, T. Wengler a,c a
More informationLASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY -LIGO-
LASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY -LIGO- CALIFORNIA INSTITUTE OF TECHNOLOGY MASSACHUSETTS INSTITUTE OF TECHNOLOGY Document Type DCC Number July 7, 2005 AdvLigo CDS Discussion Paper R.
More informationSVT detector Electronics Status
SVT detector Electronics Status On behalf of the SVT community Mauro Citterio INFN Milano Overview: - SVT design status - F.E. chips - Electronic design - Hit rates and data volumes 1 SVT Design Detectors:
More informationStatus and planning of the CMX. Wojtek Fedorko for the MSU group TDAQ Week, CERN April 23-27, 2012
Status and planning of the Wojtek Fedorko for the MSU group TDAQ Week, CERN April 23-27, 2012 : CMM upgrade Will replace CMM: Backplane rate 40 160Mbs Crate to system rate (LVDS) 40 160Mbs Cluster information
More informationDTTF muon sorting: Wedge Sorter and Barrel Sorter
DTTF muon sorting: Wedge Sorter and Barrel Sorter 1 BS, it sorts the 4 best tracks out of max 24 tracks coming from the 12 WS of barrel Vienna Bologna PHTF 72 x Vienna Bologna Padova 12 WS, each one sorts
More informationAPV-25 based readout electronics for the SBS front GEM Tracker
APV-25 based readout electronics for the SBS front GEM Tracker Authors: Evaristo Cisbani, Paolo Musico Date: 26/June/2014 Version: 1.0 APV-25 based readout electronics for the SBS front GEM Tracker...
More informationStreaming Readout, the JLab perspective. Graham Heyes Data Acquisition Support Group Jefferson Lab
Streaming Readout, the JLab perspective Graham Heyes Data Acquisition Support Group Jefferson Lab Introduction After the 12 GeV accelerator upgrade all four halls took production data in Spring of this
More informationDeployment of the CMS Tracker AMC as backend for the CMS pixel detector
Home Search Collections Journals About Contact us My IOPscience Deployment of the CMS Tracker AMC as backend for the CMS pixel detector This content has been downloaded from IOPscience. Please scroll down
More informationVersatile Link and GBT Chipset Production
and GBT Chipset Production Status, Issues Encountered, and Lessons Learned Lauri Olanterä on behalf of the and GBT projects Radiation Hard Optical Link Architecture: VL and GBT GBT GBT Timing & Trigger
More informationCMX (Common Merger extension module) Y. Ermoline for CMX collaboration Preliminary Design Review, Stockholm, 29 June 2011
(Common Merger extension module) Y. Ermoline for collaboration Preliminary Design Review, Stockholm, 29 June 2011 Outline Current L1 Calorimeter trigger system Possible improvement to maintain trigger
More informationDevelopment and test of a versatile DAQ system based on the ATCA standard
Development and test of a versatile DAQ system based on the ATCA standard M.Bianco, a P.J.Loesel, b S.Martoiu, c, ad and A.Zibell e a CERN PH Department, Geneve, Switzerland b Ludwig-Maximilians-Univ.
More informationThe CMS Event Builder
The CMS Event Builder Frans Meijers CERN/EP-CMD CMD on behalf of the CMS-DAQ group CHEP03, La Jolla, USA, March 24-28 28 2003 1. Introduction 2. Selected Results from the Technical Design Report R&D programme
More informationVertex Detector Electronics: ODE to ECS Interface
Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline
More informationTesting Discussion Initiator
27 th February 2003 Testing Discussion Initiator C.N.P.Gee Rutherford Appleton Laboratory C. N. P. Gee February 2003 2 C. N. P. Gee February 2003 3 JEP Tests (1) Step Test Items required Provided by 0
More informationHCAL HTR Pre-Production board specifications
HCAL HTR Pre-Production board specifications Last update: Jan 30, 2002 Last Changes are in blue The main use of this board is from May 2003 in Cern for Test beam and Slice tests. In Cern are needed 11
More informationMuon Port Card Upgrade Status May 2013
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013 MPC Upgrade Requirements Be able to deliver all 18 trigger primitives from the EMU peripheral crate to the upgraded Sector Processor Preserve
More informationData Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari
Data Acquisition in Particle Physics Experiments Ing. Giuseppe De Robertis INFN Sez. Di Bari Outline DAQ systems Theory of operation Case of a large experiment (CMS) Example of readout GEM detectors for
More informationResults of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger
Results of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger H.Kano*, K.Hasuko, Y.Matsumoto, Y.Nakamura, *Corresponding Author: kano@icepp.s.u-tokyo.ac.jp ICEPP, University of Tokyo, 7-3-1
More informationUsing the SPECS in LHCb
LHCb 2003-005 DAQ 21 January 2003 Using the in LHCb Dominique Breton, Daniel Charlet Laboratoire de l Accélérateur Linéaire - Orsay ABSTRACT This document attempts to describe how to use the in LHCb. The
More informationPETsys SiPM Readout System
SiPM Readout System FEB/A_v2 FEB/S FEB/I The SiPM Readout System is designed to read a large number of SiPM photo-sensor pixels in applications where a high data rate and excellent time resolution is required.
More informationHeavy Photon Search Data Acquisition
Heavy Photon Search Data Acquisition Presented by Ryan Herbst PPA Engineering 5/25/2011 1 Overview Data Output & Control 1GigE Read Out Board Ethernet Switch Processor Blade Trigger Board ATCA Crate RTM
More informationMezzanine card specifications for Level-2 Calorimeter Trigger Upgrade
CDF/DOC/TRIGGER/CDFR/8533 Mezzanine card specifications for Level-2 Calorimeter Trigger Upgrade L. Sartori 1, A. Bhatti 2, A. Canepa 3, M. Casarsa 4, M. Covery 2, G. Cortiana 5, M. Dell Orso 1, G. Flanagan
More informationComments from the Review committee:
Comments from the Review committee: 10/27/2003 Page 1 Frank Chlebana, Eric James, and Jonathan Lewis Summer 2005 should be the target to have all updates complete. We thought that the DAQ simulation should
More informationCMS HCAL Front-End Electronics
CMS HCAL Front-End Electronics - Sudeshna Bannerjee Gobinda Majumder Kajari Mazumdar Mandakini Patil - DHEP Review meeting 1 CMS HCAL Phase 1 Upgrade: HE Front End Electronics Motivation for the HCAL Phase
More informationAIDA Advanced European Infrastructures for Detectors at Accelerators. Presentation
AIDA-SLIDE-2015-023 AIDA Advanced European Infrastructures for Detectors at Accelerators Presentation A scalable gigabit data acquisition system for calorimeters for linear collider Gastaldi, F (CNRS)
More informationData Acquisition Software for CMS HCAL Testbeams
Data Acquisition Software for CMS HCAL Testbeams J. Mans and W. Fisher Princeton University, Princeton, NJ 08544, USA Although CMS will not start operation for several years, many subdetector groups have
More informationProject Specification. Project Name: ATLAS Level-1 Calorimeter Trigger TTC Decoder Card (TTCDec) Version: November 2005
Project Specification Project Name: ATLAS Level-1 Calorimeter Trigger TTC Decoder Card (TTCDec) W. Qian Version: 1.1 21 November 2005 Distribution for all updates: Project Manager: Customer: Group Leader
More informationUS CMS TriDAS US CMS Meeting. Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager April 8, 2006
US CMS TriDAS 2006 Click to edit Master title style US CMS Meeting Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager April 8, 2006 Outline: Calorimeter Trigger Status Endcap Muon Trigger Status
More informationConstruction of the Phase I upgrade of the CMS pixel detector
Forward Pixel Barrel Pixel TECHNOLOGY AND INSTRUMENTATION IN PARTICLE PHYSICS 2017, May 22-26, 2017 Construction of the Phase I upgrade of the CMS pixel detector Satoshi Hasegawa Fermi National Accelerator
More informationLHCb Online System BEAUTY-2002
BEAUTY-2002 8th International Conference on B-Physics at Hadron machines June 17-21 2002 antiago de Compostela, Galicia (pain ) Niko Neufeld, CERN EP (for the LHCb Online Team) 1 Mission The LHCb Online
More informationTTC/TTS Tester (TTT) Module User Manual
TTC/TTS Tester (TTT) Module User Manual Eric Hazen hazen@bu.edu, Christopher Woodall cwoodall@bu.edu, Charlie Hill chill90@bu.edu May 24, 2013 1 Contents 1 Overview 3 2 Quick Start Guide 4 3 Hardware Description
More informationSystem overview Production status. MPD firmware upgrade. Front Tracker boards SID equipment Back Tracker (UVa) FIR blocks Optical interface
1 GEM Readout and DAQ System overview Production status Front Tracker boards SID equipment Back Tracker (UVa) MPD firmware upgrade FIR blocks Optical interface Paolo Musico and Evaristo Cisbani 2 APV25
More informationThe Front-End Driver Card for the CMS Silicon Strip Tracker Readout.
The Front-End Driver Card for the CMS Silicon Strip Tracker Readout. S.A. Baird 1, K.W. Bell 1, E. Corrin 2, J.A. Coughlan 1, C.P. Day 1, C. Foudas 2, E.J. Freeman 1, W.J.F. Gannon 1, G. Hall 2, R.N.J.
More informationDominique Gigi CMS/DAQ. Siena 4th October 2006
. CMS/DAQ overview. Environment. FRL-Slink (Front-End Readout Link) - Boards - Features - Protocol with NIC & results - Production.FMM (Fast Monitoring Module) -Requirements -Implementation -Features -Production.Conclusions
More informationCMX Hardware Overview
Hardware Overview Chip Brock, Dan Edmunds, Philippe Laurens@MSU Yuri Ermoline @CERN Wojciech Fedorko @UBC Michigan State University 12-May-2014 Common Merger extended module () 12-May-2014 2 Overall project
More informationTOF Electronics. J. Schambach University of Texas Review, BNL, 2 Aug 2007
TOF Electronics J. Schambach University of Texas Review, BNL, 2 Aug 2007 1 Outline Electronics Overview Trigger & DAQ Interfaces Board Status, Tests & Plans 2 Electronics for One Side 3 Tray Level Electronics
More informationFRC & L3 Buffering. H.Evans Columbia U. 1) Receive/Transmit Road Data from L1CTT 2) Interface to SCL (trigger) 3) Manage L3 Buffers for STT System
D FRC & L3 ing H.Evans Columbia U. FRC asks: 1) Receive/ransmit Road Data from L1C 2) Interface to SCL (trigger) 3) Manage L3 s for S System wo Stages to FRC Design 1) Exact Spec s of Control Functions
More informationMPC-SP02 Jitter Budget
MPC-SP02 Jitter Budget TI App note Understanding Jitter and Bit Error for the TLK2500 TX TLK 2501 GTX RX MEDIA RX TLK 2501 TX GTX We cannot allow more jitter in a system than the UI, which is 625 ps, or
More informationProposal for Digitizer-to-SLINK Interface Card
Proposal for Digitizer-to-SLINK Interface Card J. Pilcher (for Haifeng Wu) 10-Sept-1999 Overview Located in drawers (1 interface board/drawer) Input from 8 digitizer boards (16 DMU chips) Output to ROD
More informationThe LHCb upgrade. Outline: Present LHCb detector and trigger LHCb upgrade main drivers Overview of the sub-detector modifications Conclusions
The LHCb upgrade Burkhard Schmidt for the LHCb Collaboration Outline: Present LHCb detector and trigger LHCb upgrade main drivers Overview of the sub-detector modifications Conclusions OT IT coverage 1.9
More informationDevelopment of a PCI Based Data Acquisition Platform for High Intensity Accelerator Experiments
Development of a PCI Based Data Acquisition Platform for High Intensity Accelerator Experiments T. Higuchi, H. Fujii, M. Ikeno, Y. Igarashi, E. Inoue, R. Itoh, H. Kodama, T. Murakami, M. Nakao, K. Nakayoshi,
More informationDetector Data Acquisition Hardware Designs and Features of NGC (New General Detector Controller)
Detector Data Acquisition Hardware Designs and Features of NGC (New General Detector Controller) Manfred Meyer, Gert Finger European Organisation for Astronomical Research in the Southern Hemisphere, Karl-Schwarzschild-Str.
More informationPROGRESS ON ADF BOARD DESIGN
PROGRESS ON ADF BOARD DESIGN Denis Calvet calvet@hep.saclay.cea.fr CEA Saclay, 91191 Gif-sur-Yvette CEDEX, France Saclay, 16 May 2002 PLAN ANALOG SPLITTER ADF BOARD AND CRATES DIGITAL FILTER SCL INTERFACE
More informationModule Performance Report. ATLAS Calorimeter Level-1 Trigger- Common Merger Module. Version February-2005
Module Performance Report ATLAS Calorimeter Level-1 Trigger- Common Merger Module B. M. Barnett, I. P. Brawn, C N P Gee Version 1.0 23 February-2005 Table of Contents 1 Scope...3 2 Measured Performance...3
More informationPreparation for the test-beam and status of the ToF detector construction
Preparation for the test-beam and status of the ToF detector construction C.Betancourt, A.Korzenev*, P.Mermod HPTPC-ToF meeting May 3, 2018 1 ToF and trigger Channels of the ToF DAQ system are self-triggered
More informationDESIGN OF THE DATA ACQUISITION SYSTEM FOR THE NUCLEAR PHYSICS EXPERIMENTS AT VECC
DESIGN OF THE DATA ACQUISITION SYSTEM FOR THE NUCLEAR PHYSICS EXPERIMENTS AT VECC P. Dhara*, A. Roy, P. Maity, P. Singhai, P. S. Roy DAQ & Dev Section, VECC Outline Detector system DAQ Requirement CAMAC
More informationReadout-Nodes. Master-Node S-LINK. Crate Controller VME ROD. Read out data (PipelineBus) VME. PipelineBus Controller PPM VME. To DAQ (S-Link) PPM
THE READOUT BU OF THE ATLA LEVEL- CALORIMETER TRIGGER PRE-PROCEOR C. chumacher Institut fur Hochenergiephysik, Heidelberg, Germany (e-mail: schumacher@asic.uni-heidelberg.de) representing the ATLA level-
More information2014 JINST 9 C Acquisition and control command system for power pulsed detectors
PUBLISHED BY IOP PUBLISHING FOR SISSA MEDIALAB TOPICAL WORKSHOP ON ELECTRONICS FOR PARTICLE PHYSICS 2013, 23 27 SEPTEMBER 2013, PERUGIA, ITALY RECEIVED: October 31, 2013 REVISED: December 11, 2013 ACCEPTED:
More informationHigh Bandwidth Electronics
DOE BES Neutron & Photon Detectors Workshop, August 1-3, 2012 Ryan Herbst System Overview What are the standard components in a detector system? Detector/Amplifier & ADC Digital front end - Configure and
More informationThe Read-Out Driver (ROD) for the ATLAS Liquid Argon Calorimeters
The Read-Out Driver (ROD) for the ATLAS Liquid Argon Calorimeters Outline The read-out architecture The front-end boards The front-end links The read-out driver (ROD) modules design considerations prototype
More informationProject Specification Project Name: Atlas SCT HV Power Supply (ASH) Version: V2.04. Project History
Page 1 of 9 Project Specification Project Name: Atlas SCT HV Power Supply (ASH) Version: V2.04 Project History Version Description Group Date Primary requirements for n-on-n detectors. Voltage range 50-300V.
More informationBTeV at C0. p p. Tevatron CDF. BTeV - a hadron collider B-physics experiment. Fermi National Accelerator Laboratory. Michael Wang
BTeV Trigger BEAUTY 2003 9 th International Conference on B-Physics at Hadron Machines Oct. 14-18, 2003, Carnegie Mellon University, Fermilab (for the BTeV collaboration) Fermi National Accelerator Laboratory
More informationThe electron/photon and tau/hadron Cluster Processor for the ATLAS First-Level Trigger - a Flexible Test System
The electron/photon and tau/hadron Cluster Processor for the ATLAS First-Level Trigger - a Flexible Test System V. Perera, I. Brawn, J. Edwards, C. N. P. Gee, A. Gillman, R. Hatley, A. Shah, T.P. Shah
More informationThe Global Trigger Emulator System for the CMS experiment
The Global Trigger Emulator System for the CMS experiment K. Zachariadou a1, T. Geralis 1, S. Kyriazopoulou 1, C. Markou 1, I. Michailakis 1 Abstract--We present the development of the Global Trigger Emulator
More informationPoS(EPS-HEP2017)523. The CMS trigger in Run 2. Mia Tosi CERN
CERN E-mail: mia.tosi@cern.ch During its second period of operation (Run 2) which started in 2015, the LHC will reach a peak instantaneous luminosity of approximately 2 10 34 cm 2 s 1 with an average pile-up
More informationSPECS : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB.
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, WE1.5-4O (2005) : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB. D.Breton, 1 D.Charlet,
More information