Research Publications-2012

Size: px
Start display at page:

Download "Research Publications-2012"

Transcription

1 Research Publications-2012 International conference 1. Dr.Vasundhara Patel K S., Modeling of sigma delta ADC., Advances in Signal and image processing, sept Arathi R Shankar., Mobile WiMAX Performance improvement using MRRC scheme for Real time applications, International Conference on Emerging Research in Electronics Computer Science and Technology(ICERECT 12) at PES College of Engineering Mandya on 21 st & 22 nd Dec 2012.( indexed in Springer Lecture Notes). 3. Narayana T Despande, BER Performance Analysis Of WIMAX PHY LAYER Using OFDM And MC-CDMA-Based systems, TMICCIA-2012,pp90, Poornima G., Fault Tolerance Using Modified Hausdroff Distance Method, IEEE and CSI International Conference on Information, Communication & Embedded Systems, Vol 03, Issue 01, pp93, Jayanthi K Murthy, Performance study of various routing protocols for WBAN..., International Conference on Computer and Communication, ICCC Arathi R Shankar, Mobile WIMAX performance improvement using MRRC scheme for real time applications, International Conference on Emerging Research in Electronics, Computer Science and Technology (ICERECT-12),2012, now indexed in Springer LNA. 7. Bhagyalakshmi H R., Toffoli cascade synthesis of an optimized two-bit comparator, accepted for presentation at International conference, ICERCT2012, P E S College of Engineering, Mandya, submitted in December 21-22, 2012, published in June, 2013, Springer - Lecture Notes in Electrical Engineering. 8. Bhagyalakshmi H R., Novel Reversible BJN Gate and Its Application in Designing Components of Reversible Arithmetic and Logic unit, International conference on Computer &Communication Engineering 2012 (ICCCE12), Kaula Lumpur, Malaysia, July 3-5, Lakshmi K P., Multiple crystallization in SiTeGe glasses, IOP- International conference on material science and technology, July Dr Akhils S., Multiple parameter algorithm for VHOs based on Probabilistic Model, International Conference on Computational intelligence and communication, Chennai, 4th- 6th July 2012.

2 11. Siddappaji, A New Robust Semi blind Watermarking Using Block DCT and SVD, IEEE InternationalConference on Advanced Communication Control and Computing Technologies (ICACCCT) 2012, Syed Ammal Engineering College, Ramanathapuram, Tamilnadu, 23 to 25th Aug Latha H N., Real Time Implementation and Performance Evaluation of WCDMA System over AWGN Channel on TMS320C6713DSK, International conference on Computer communication control and information technology (C3IT) Feb 25th and 26th 2012 paper id 43 vol 1 pp 17 (Abstract only) and Science direct, Procedia Technology, Volume 4, Feb 2012, Pages 82-86, vol 1 pp 17 (Abstract only). 13. Latha H N., DESIGN OF CONTEXT BASED ADAPTIVE VARIABLE LENGTH CODING AND DEBLOCKING FILTER FOR H.264, International conference on Computer communication control and information technology (C3IT), paper id 47, Feb 25th and 26th 2012 vol 1 pp 18 (Abstract only). 14. Geetishree Mishra, Deploying Health monitoring ECU towards enhancing the performance of I-Vehicle Network, International conference on Foundations of computer science and technology. SIPM, FCST, ITCA, WSE, ACSIT, CS & IT 06, pp , CS & IT-CSCP JULY 2012 DOI: /csit Shyla V Hegde, Error Diffusion Based Halftone Image Security, International Conference on Evolutionary Trends in Information Technology, Oct 2012, VTU. International journals 1. Dr Akhils S., Probability Modeling of Multi Node Wireless Networks, International Journal of Computer Applications ( ) Volume 51- No.1, August Ashwini V., Image processing based vehicle tracking system using ARM7, No Volume 3, Issue 12 ISSN (2012) International Journal of Scientific and Engg. Research December, Lalitha S., Image processing based vehicle tracking system using ARM7, IJSER Volume 3 Issue 12, December 2012(ISSN ) 4. Madhusudhan K N., Image processing based vehicle tracking system using ARM7, IJSER Volume 3 Issue 12, December 2012(ISSN ). 5. Rakshith Saligram, Novel Code Converter Employing Reversible Logic, International Journal of Computer Applications, August 2012.

3 6. Poornima G., Fault Tolerance Using Modified Hausdroff Distance Method, International Journal of VLSI and Embedded Systems, Vol 03, Issue 01, pp , Jayanthi K Murthy, Energy Efficient Scheduling in Cross Layer Optimized Clustered Wireless Sensor Networks, International Journal of Computer Science and Communication, ISSN: , Vol. 3, No. 1 January-June Jayanthi K Murthy, An Improved Energy Efficient Routing Protocol for Wireless Sensor Networks, Elixir Adoc Network, ISSN X, 42, (2012) , Jan Jayanthi K Murthy, An Overview on Decision Techniques for Vertical Handoffs across Wireless Heterogeneous Networks, International Journal of Scientific & Engineering Research, Volume 3, Issue 1, January ISSN Arathi R Shankar, Qualitative Analysis of QoS parameters, International Journal of WMN, ISSN ,April Arathi R Shankar, Analysis of mobile WIMAX e physical layer performance., International Journal of Computer Applications, ISSN Feb Arathi R Shankar, An Overview on Decision Techniques for Vertical Handoffs across Wireless Heterogeneous Networks, International Journal of Scientific & Engineering Research, Volume 3, Issue 1, January ISSN Bhagyalakshmi H R., optimized multiplier using reversible multi control input Toffoli gates, International Journal of VLSI design and Communication Systems (VLSICS), December Bhagyalakshmi H R., optimized Reversible carry select BCD adders using Reversible logic gates, International Journal of Computer Technology and Applications,Volume 3 (4), , July-August Bhagyalakshmi H R., Novel Design of one digit high speed Carry select BCD Subtractor using Reversible logic gates, International Journal of Emerging Technology and Advanced Engineering, Volume 2, Issue 7, July Suma M N., PAPR Reduction using SLM and Companding Technique, Special Issue of International Journal of Computer Applications ( ) (ICEDSP)Feb Suma M N., Adaptive Delta Modulation Techniques, Special Issue of International Journal of Computer Applications ( ) (ICEDSP)Feb Suma M N., Combined RS Coded, SLM and companding for PAPR reduction in OFDM, International Conference on Emerging Research in Electronics, Computer Science and Technology (ICERECT-12),2012, now indexed in Springer LNA 19. Lakshmi K P., Dual performance of fibers coated with metals and chalcogenides, Optical Fiber Technology, 2012

4 20. Dr Akhils S., An Overview on Decision Techniques for Vertical Handoffs across Wireless Heterogeneous Networks, International Journal of Scientific & Engineering Research, Volume 3, Issue 1, January ISSN Dr Akhils S., Mobility Algorithm Based on the Prediction of Wrong Decisions for Vertical Handover, International Journal of Engineering Research and Technology, Dr Akhils S., Suresh R. Halhalli, Subhash Kulkarni, K.S.R Anjaneyulu, S. Akhila, Probability Modeling of Multi Node Wireless Networks, International Journal of Computer Applications ( ) Volume 51 No.1, August Kiran Bailay., 3D device modeling and assessment of Triple gate SOI FinFET for LSTP applications, International Journal of Computer Theory and Engineering, IJCTE, Vol. 4, No. 5, October 2012, pp , ISSN: Kiran Bailay., Impact Of Device Parameters Of Triple Gate Soi-Finfet On The Performance Of Cmos Inverter At 22 nm, International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.5, October 2012, pp ISSN: (Online); (print). 25. Geetishree Mishra., Software and Hardware Design Challenges in Automotive Embedded System, International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.3, pp Geetishree Mishra., In vehicle Telematix Advanced Technology Contribution to Intelligent Automotives, Journal of Information Systems & Communication. 27. Lalitha S., Design of SAS performance analyzer using s/m verilog, NEWS held at BMSCE Madhusudhan K N., IMAGE PROCESSING BASED VEHICLE TRACKING SYSTEM USING ARM7, IJSER,Dec National Conference 1. Vijaya K., Adaptive beam forming using LMS algorithm in wireless Communication, ANT Vijaya K., Study and Analysis of Filtering Algorithms in Beam forming, May 2012 (at RVCE). 3. Kiran Bailay, Analysis on Alternate High-k Dielectric Materials for Gate-oxide and Alternate Metal gates in CMOS, Procc. of National conference on Emerging trends in Engineering and Management under ISBN: Bhagyalakshmi H R., Optimized 1-digit Carry select BCD adder using reversible logic gates, National Conference in Networking, Embedded and Wireless Systems NEWS-2012, BMSCE, August 2012, Bangalore. 5. Suma M N., The OFDM system based on Discrete Cosine Harmonic Wavelet Transforms, National Communications Conference, Feb 3-5, 2012,IIT Kharagpur.

5 6. Sujatha K., flexible video encoding using jpeg2000 (j2k), National Conference on Networking, Embedded and Wireless Systems 2012, News12,pg , 04/08/ Dr.Vasundhara Patel K S., Design and simulation of an asymmetric cross coupled sense amplifier for sub 1v gigabit DRAM arrays in 45nm technology, National Conference on Recent Advances in Electronics and Communication NCRAEC th may 2012, New Horizon College of engineering, Bangalore. 8. Latha H N., Digital Design and Implementation of DS-CDMA Transmitter Using VERILOG And FPGA Spartan-2E XC2S200E-6-PQ208C, 2nd national conference on networking embedded and wireless system NEWS 2012, 3rd and 4th August 2012 paper Id Latha H N., Development Of NI Real Time DAQ & Multicast monitoring for Static test of Propulsion Motors used in Missiles, 2 nd national conference on networking embedded and wireless system NEWS 2012, 3rd and 4th August 2012 paper Id 133. National journals 1. Jayanthi K Murthy, Investigations on the Routing Protocols for Wireless Body Area Networks, Advances in Intelligent and Soft Computing (AISC 174), pp , Springer India Dr Akhils S., Study of multiple parameter algorithm for wrong decisions in vertical handovers in wireless heterogeneous networks, Elixir Network Engg., ISSN: X, April 2012.

Publications. Papers in International Journal Contributed papers in Conference or Symposium 23 17

Publications. Papers in International Journal Contributed papers in Conference or Symposium 23 17 Publications Research Publications Papers in International Journal Contributed papers in Conference or Symposium 23 17 (a)list of publications in the International Referred Journal Year: 2013 1. Gayathri

More information

Name: S.Brindha. Assistant Professor Grade I. Designation: Qualification: B.E, M.E, Ph.D (Pursuing)

Name: S.Brindha. Assistant Professor Grade I. Designation: Qualification: B.E, M.E, Ph.D (Pursuing) Name: S.Brindha Designation: Qualification: B.E, M.E, Ph.D (Pursuing) Assistant Professor Grade I Area of specialization: B.E(ECE), M.E( &Networking) Ph.D(Pursuing) Radio over Fiber Networks Experience

More information

Research Papers Published in Refereed International Journals

Research Papers Published in Refereed International Journals List of Publications [38] Research Papers Published in Refereed International Journals 1. H S Guruprasad, H D Maheshappa, Dynamic Load Sharing Policy in Distributed VoD using agents, International Journal

More information

Indian Silicon Technologies 2013

Indian Silicon Technologies 2013 SI.No Topics IEEE YEAR 1. An RFID Based Solution for Real-Time Patient Surveillance and data Processing Bio- Metric System using FPGA 2. Real-time Binary Shape Matching System Based on FPGA 3. An Optimized

More information

Design of a Floating-Point Fused Add-Subtract Unit Using Verilog

Design of a Floating-Point Fused Add-Subtract Unit Using Verilog International Journal of Electronics and Computer Science Engineering 1007 Available Online at www.ijecse.org ISSN- 2277-1956 Design of a Floating-Point Fused Add-Subtract Unit Using Verilog Mayank Sharma,

More information

CONTACT: ,

CONTACT: , S.N0 Project Title Year of publication of IEEE base paper 1 Design of a high security Sha-3 keccak algorithm 2012 2 Error correcting unordered codes for asynchronous communication 2012 3 Low power multipliers

More information

PHOTO. 6 months -Seleicon Electronics 19.6 YRS Number of Workshops. Publications: Conference Journal National & International

PHOTO. 6 months -Seleicon Electronics 19.6 YRS Number of Workshops. Publications: Conference Journal National & International Name: K.LAKSHMI JOSHITHA Designation: ASSISTANT PROFESSOR-GR I PHOTO Qualification: Area of specialization: Experience : (As On May2014) Number of workshop / FDP attended: M.E,(Ph.D) WIRELESS SENSOR NETWORKS

More information

CURRICULUM VITAE. Discipline University /Board Year % Secured. Indian Institute of Technology (IIT), Kharagpur. (NIT), Rourkela

CURRICULUM VITAE. Discipline University /Board Year % Secured. Indian Institute of Technology (IIT), Kharagpur. (NIT), Rourkela CURRICULUM VITAE Name: Dr. ASHOK KUMAR TURUK Personal Data : Position Held: Assistant Professor Department : Computer Science & Engineering Office Address : Dept. of Computer Science & Engineering. (NIT)

More information

Low Power Circuits using Modified Gate Diffusion Input (GDI)

Low Power Circuits using Modified Gate Diffusion Input (GDI) IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 70-76 e-issn: 2319 4200, p-issn No. : 2319 4197 Low Power Circuits using Modified Gate Diffusion Input

More information

PHOTO YRS Number of Workshops. Publications: Conference Journal National& International. Patents: National International

PHOTO YRS Number of Workshops. Publications: Conference Journal National& International. Patents: National International Name: K.LAKSHMI JOSHITHA Designation: ASSISTANT PROFESSOR-GR I PHOTO Qualification: Area of specialization: Experience : (As On May2014) Number of workshop / FDP attended: M.E,(Ph.D) WIRELESS SENSOR NETWORKS

More information

Year of Publication. ISBN/ ISSN/ Impact Factor DOI. Sl. No. List of Authors Title of the Paper Journal Name

Year of Publication. ISBN/ ISSN/ Impact Factor DOI. Sl. No. List of Authors Title of the Paper Journal Name Number of quality publications in refereed/sci Journals, citations, Books/Book Chapters etc. The year wise research publications and books of the staff members are listed in table 5.7.1.A.T.1 to 5.7.1.A.T.4

More information

Abstract. Keywords: Genetic Algorithm, Mean Square Error, Peak Signal to noise Ratio, Image fidelity. 1. Introduction

Abstract. Keywords: Genetic Algorithm, Mean Square Error, Peak Signal to noise Ratio, Image fidelity. 1. Introduction A Report on Genetic Algorithm based Steganography for Image Authentication by Amrita Khamrui Enrolled Scholar Department of Computer Science & Engineering, Kalyani University Prof. (Dr.) J K Mandal Professor

More information

Efficient Implementation of Low Power 2-D DCT Architecture

Efficient Implementation of Low Power 2-D DCT Architecture Vol. 3, Issue. 5, Sep - Oct. 2013 pp-3164-3169 ISSN: 2249-6645 Efficient Implementation of Low Power 2-D DCT Architecture 1 Kalyan Chakravarthy. K, 2 G.V.K.S.Prasad 1 M.Tech student, ECE, AKRG College

More information

FACULTY PROFILE. Total Experience : Academic : 7 Years and 3 Months. Degree Branch / Specialization College University

FACULTY PROFILE. Total Experience : Academic : 7 Years and 3 Months. Degree Branch / Specialization College University FACULTY PROFILE Name Designation Email ID : A.K.Kavitha : Assistant Professor : kavitha.ece@srit.org Area of Specialization : Wireless Communication Total Experience : Academic : 7 Years and 3 Industry

More information

Published in: Proceedings of the 3rd International Symposium on Environment-Friendly Energies and Applications (EFEA 2014)

Published in: Proceedings of the 3rd International Symposium on Environment-Friendly Energies and Applications (EFEA 2014) Aalborg Universitet SSTL I/O Standard based environment friendly energyl efficient ROM design on FPGA Bansal, Neha; Bansal, Meenakshi; Saini, Rishita; Pandey, Bishwajeet; Kalra, Lakshay; Hussain, Dil muhammed

More information

Experience : Teaching : UG: 18 years PG : 6 Industry : - No. of workshop / Conferences / FDP attended : 25

Experience : Teaching : UG: 18 years PG : 6 Industry : - No. of workshop / Conferences / FDP attended : 25 Name & Photo : R.VALARMATHI Designation: Qualification : Area of Specialisation : Associate Professor M.E.,(Ph.d) Cloud Computing Experience : Teaching : UG: 18 years PG : 6 Industry : - No. of workshop

More information

A Modified Radix2, Radix4 Algorithms and Modified Adder for Parallel Multiplication

A Modified Radix2, Radix4 Algorithms and Modified Adder for Parallel Multiplication International Journal of Emerging Engineering Research and Technology Volume 3, Issue 8, August 2015, PP 90-95 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) A Modified Radix2, Radix4 Algorithms and

More information

LVCMOS IO Standards Based Processor Specific Green Comparator Design

LVCMOS IO Standards Based Processor Specific Green Comparator Design LVCMOS IO Standards Based Processor Specific Green Comparator Design 1 Chandrashekhar Patel, 2 Parth Gautam, 3 Priyanka Mehra, 4 Ankita Pundir, 5 Shivani Sharma 1,2,3,4,5 Dev Sanskriti Vishvavidyalaya

More information

PERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS

PERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS American Journal of Applied Sciences 11 (4): 558-563, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.558.563 Published Online 11 (4) 2014 (http://www.thescipub.com/ajas.toc) PERFORMANCE

More information

Implementation of Fault Tolerant Parallel Filters Using ECC Technique

Implementation of Fault Tolerant Parallel Filters Using ECC Technique IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 4, Ver. II (Jul. - Aug. 2016), PP 19-25 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Implementation of Fault Tolerant

More information

Implementation of Optimized ALU for Digital System Applications using Partial Reconfiguration

Implementation of Optimized ALU for Digital System Applications using Partial Reconfiguration 123 Implementation of Optimized ALU for Digital System Applications using Partial Reconfiguration NAVEEN K H 1, Dr. JAMUNA S 2, BASAVARAJ H 3 1 (PG Scholar, Dept. of Electronics and Communication, Dayananda

More information

Abhishek Chakraborty

Abhishek Chakraborty Abhishek Chakraborty Institute Post Doctoral Fellow Department of Computer Science and Engineering Indian Institute of Technology Madras Chennai 600036, India Phone: +91-859-286-2863/+91-943-498-6672 Email:

More information

Design and Implementation of Hamming Code on FPGA using Verilog

Design and Implementation of Hamming Code on FPGA using Verilog International Journal of Engineering and Advanced Technology (IJEAT) Design and Implementation of Hamming Code on FPGA using Verilog Ravi Hosamani, Ashwini S. Karne Abstract In mathematics, digital communication

More information

Implimentation of A 16-bit RISC Processor for Convolution Application

Implimentation of A 16-bit RISC Processor for Convolution Application Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 4, Number 5 (2014), pp. 441-446 Research India Publications http://www.ripublication.com/aeee.htm Implimentation of A 16-bit RISC

More information

ACADEMIC PROFILE. 4. Date of Birth : 17/02/ Mobile No : Qualification :

ACADEMIC PROFILE. 4. Date of Birth : 17/02/ Mobile No : Qualification : Dr. G. Sivaradje B.Tech.,M.Tech., Ph.D., SMIEEE, MISTE, MIETE PROFESSOR ACADEMIC PROFILE 1. Name : G.SIVARADJE 2. Designation & Department : Associate Professor/ECE 3. Official Address for Correspondence

More information

Design And Implementation Of Reversible Logic Alu With 4 Operations

Design And Implementation Of Reversible Logic Alu With 4 Operations IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p-ISSN: 2278-8735 PP 55-59 www.iosrjournals.org Design And Implementation Of Reversible Logic Alu With 4 Operations

More information

Modeling and Comparative Analysis of Logic Gates for Adder and Multiplier Applications -A VLSI based approach

Modeling and Comparative Analysis of Logic Gates for Adder and Multiplier Applications -A VLSI based approach IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 3, Ver. I (May. -Jun. 2016), PP 67-72 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Modeling and Comparative Analysis

More information

VLSI Based 16 Bit ALU with Interfacing Circuit

VLSI Based 16 Bit ALU with Interfacing Circuit Available online at www.ijiere.com International Journal of Innovative and Emerging Research in Engineering e-issn: 2394-3343 p-issn: 2394-5494 VLSI Based 16 Bit ALU with Interfacing Circuit Chandni N.

More information

Compressive Sensing Based Image Reconstruction using Wavelet Transform

Compressive Sensing Based Image Reconstruction using Wavelet Transform Compressive Sensing Based Image Reconstruction using Wavelet Transform Sherin C Abraham #1, Ketki Pathak *2, Jigna J Patel #3 # Electronics & Communication department, Gujarat Technological University

More information

VLSI ARCHITECTURE FOR NANO WIRE BASED ADVANCED ENCRYPTION STANDARD (AES) WITH THE EFFICIENT MULTIPLICATIVE INVERSE UNIT

VLSI ARCHITECTURE FOR NANO WIRE BASED ADVANCED ENCRYPTION STANDARD (AES) WITH THE EFFICIENT MULTIPLICATIVE INVERSE UNIT VLSI ARCHITECTURE FOR NANO WIRE BASED ADVANCED ENCRYPTION STANDARD (AES) WITH THE EFFICIENT MULTIPLICATIVE INVERSE UNIT K.Sandyarani 1 and P. Nirmal Kumar 2 1 Research Scholar, Department of ECE, Sathyabama

More information

Design and simulation of 4-bit ALU Design using GDI Technique for Low Power Application on Microwind 2.6K

Design and simulation of 4-bit ALU Design using GDI Technique for Low Power Application on Microwind 2.6K Design and simulation of 4-bit ALU Design using GDI Technique for Low Power Application on Microwind 2.6K Mr.Arshadali Rahut Department of Electronics & Communication Engineering B.V.B College of Engineering

More information

Image Processing and Watermark

Image Processing and Watermark IJCST Vo l. 7, Is s u e 1, Ja n - Ma r c h 2016 ISSN : 0976-8491 (Online) ISSN : 2229-4333 (Print) Image Processing and Watermark 1 Dr. Amit Verma, 2 Navdeep Kaur Gill 1,2 Dept. Computer Science and Engineering,

More information

PACKET LEVEL DATA COMPRESSION TECHNIQUES FOR WIRELESS SENSOR NETWORKS

PACKET LEVEL DATA COMPRESSION TECHNIQUES FOR WIRELESS SENSOR NETWORKS PACKET LEVEL DATA COMPRESSION TECHNIQUES FOR WIRELESS SENSOR NETWORKS 1 S.JANCY, 2 DR. C. JAYA KUMAR 1 Research Scholar, Department of MCA, Sathyabama University, Chennai, India. 2 Professor, Department

More information

PRIYANKA DAYAL 11/1 Shastari Nagar, Nakodar Road, Jalandhar, India.

PRIYANKA DAYAL 11/1 Shastari Nagar, Nakodar Road, Jalandhar, India. PRIYANKA DAYAL 11/1 Shastari Nagar, Nakodar Road, Jalandhar, India. CELL 9465623550 E-MAIL priyanka23dayal@gmail.com, priyanka_dayal@ymail.com PROFILE Self-motivated when succeed, Optimistic, able to work

More information

CALCULATION OF POWER CONSUMPTION IN 7 TRANSISTOR SRAM CELL USING CADENCE TOOL

CALCULATION OF POWER CONSUMPTION IN 7 TRANSISTOR SRAM CELL USING CADENCE TOOL CALCULATION OF POWER CONSUMPTION IN 7 TRANSISTOR SRAM CELL USING CADENCE TOOL Shyam Akashe 1, Ankit Srivastava 2, Sanjay Sharma 3 1 Research Scholar, Deptt. of Electronics & Comm. Engg., Thapar Univ.,

More information

IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA

IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA Lakshmy Sukumaran 1, Dharani K G 2 1 Student, Electronics and communication, MVJ College of Engineering, Bangalore-560067

More information

Design of Read and Write Operations for 6t Sram Cell

Design of Read and Write Operations for 6t Sram Cell IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Issue 1, Ver. I (Jan.-Feb. 2018), PP 43-46 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design of Read and Write Operations

More information

Venkatesh Ramaiyan 1.05, Network Engineering Lab Mobile: Dept. of Electrical Communication Engg. (ECE) Fax: (+91)

Venkatesh Ramaiyan 1.05, Network Engineering Lab Mobile: Dept. of Electrical Communication Engg. (ECE) Fax: (+91) Venkatesh Ramaiyan 1.05, Network Engineering Lab Mobile: +91-94482 26130 Dept. of Electrical Communication Engg. (ECE) Fax: (+91)-80-2360 0991 Indian Institute of Science E-mail: rvenkat@ece.iisc.ernet.in

More information

An Efficient VLSI Architecture of 1D/2D and 3D for DWT Based Image Compression and Decompression Using a Lifting Scheme

An Efficient VLSI Architecture of 1D/2D and 3D for DWT Based Image Compression and Decompression Using a Lifting Scheme IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 5, Ver. I (Sep. - Oct. 2016), PP 01-09 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org An Efficient VLSI Architecture

More information

Information Extraction of Important International Conference Dates using Rules and Regular Expressions

Information Extraction of Important International Conference Dates using Rules and Regular Expressions ISBN 978-93-84422-80-6 17th IIE International Conference on Computer, Electrical, Electronics and Communication Engineering (CEECE-2017) Pattaya (Thailand) Dec. 28-29, 2017 Information Extraction of Important

More information

IJENS-RPG [IJENS Researchers Promotion Group] ID: IJENS-1017-Joby

IJENS-RPG [IJENS Researchers Promotion Group] ID: IJENS-1017-Joby Dr. P.P.Joby Contact Address Professor & Dean, Department of Computer Science & Engineering, MBC College of Engineering and Technology, Kuttikanam, Peermade, Idukki Dt, Kerala-685531. Permanent Address

More information

CONTENT ADDRESSABLE MEMORY WITH EFFICIENT POWER OPTIMIZATION OF SPEED

CONTENT ADDRESSABLE MEMORY WITH EFFICIENT POWER OPTIMIZATION OF SPEED 1 St National Conference on Teaching Innovations and Enhancing Learning (Arts, Science And Technology) CONTENT ADDRESSABLE MEMORY WITH EFFICIENT POWER OPTIMIZATION OF SPEED CONSUMPTIONS AND M. Karthik

More information

Sermakani. AM Mobile: : IBM Rational Rose, IBM Websphere Studio Application Developer.

Sermakani. AM Mobile: : IBM Rational Rose, IBM Websphere Studio Application Developer. Objective: With sound technical knowledge as background and with innovative ideas, I am awaiting to work on challenging jobs that expose my skills and potential ability. Also looking for the opportunity

More information

2016, IJARCSSE All Rights Reserved Page 441

2016, IJARCSSE All Rights Reserved Page 441 Volume 6, Issue 9, September 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Implementation

More information

Keywords: Soft Core Processor, Arithmetic and Logical Unit, Back End Implementation and Front End Implementation.

Keywords: Soft Core Processor, Arithmetic and Logical Unit, Back End Implementation and Front End Implementation. ISSN 2319-8885 Vol.03,Issue.32 October-2014, Pages:6436-6440 www.ijsetr.com Design and Modeling of Arithmetic and Logical Unit with the Platform of VLSI N. AMRUTHA BINDU 1, M. SAILAJA 2 1 Dept of ECE,

More information

Academic Record Degree Discipline Institute University Year Award Master of. First Class Technology

Academic Record Degree Discipline Institute University Year Award Master of. First Class Technology Naveen R Chanukotimath Assistant Professor Dept. of Information Science & Engineering GM Institute of Technology Davanagere - 577006 Karnataka State, INDIA Contact No. +91 9449626528 E-Mail: naveenrcm@gmit.ac.in

More information

Multilayer Data Embedding Using Reduced Difference Expansion

Multilayer Data Embedding Using Reduced Difference Expansion Multilayer Data Embedding Using Reduced Difference Expansion DINESH SATRE 1, DEVYANI BONDE 2, SUBHASH RATHOD 3 Department Of Computer Engineering Marathwada Mitra Mandal s Institute of Technology Savitribai

More information

Implementation of Discrete Wavelet Transform for Image Compression Using Enhanced Half Ripple Carry Adder

Implementation of Discrete Wavelet Transform for Image Compression Using Enhanced Half Ripple Carry Adder Volume 118 No. 20 2018, 2821-2827 ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu Implementation of Discrete Wavelet Transform for Image Compression Using Enhanced Half Ripple Carry

More information

The National Institute of Engineering, Mysore FACULTY PROFILE (Please provide information since you joined NIE)

The National Institute of Engineering, Mysore FACULTY PROFILE (Please provide information since you joined NIE) The National Institute of, FACULTY PROFILE (Please provide information since you joined NIE) 01. Name of the Faculty [in Block Letters] 02. Date of Birth 04. Designation 05. Department 06. Date of Joining

More information

Hex-Grid Based Relay Node Deployment for Assuring Coverage and Connectivity in a Wireless Sensor Network

Hex-Grid Based Relay Node Deployment for Assuring Coverage and Connectivity in a Wireless Sensor Network ISBN 978-93-84422-8-6 17th IIE International Conference on Computer, Electrical, Electronics and Communication Engineering (CEECE-217) Pattaya (Thailand) Dec. 28-29, 217 Relay Node Deployment for Assuring

More information

KCG College of Technology, Chennai

KCG College of Technology, Chennai , Chennai-600 097 faculty member : S SANKAR Department : COMPUTER SCIENCE AND ENGINEERING Present Designation : ASSOCIATE PROFESSOR Residential Address : B22, SHANTINIKETAN ALTAIR APARTMENT KELAMBAKKAM,

More information

MULTICAST CONNECTION CAPACITY OF WDM SWITCHING NETWORKS WITHOUT WAVELENGTH CONVERSION

MULTICAST CONNECTION CAPACITY OF WDM SWITCHING NETWORKS WITHOUT WAVELENGTH CONVERSION MULTICAST CONNECTION CAPACITY OF WDM SWITCHING NETWORKS WITHOUT WAVELENGTH CONVERSION B. CHIDHAMBARARAJAN a,1 K.KALAMANI a,2 N. NAGARAJAN b,2 S.K.SRIVATSA a,3 Department of Electronics and Communication

More information

Design and Simulation of Power Optimized 8 Bit Arithmetic Unit using Gating Techniques in Cadence 90nm Technology

Design and Simulation of Power Optimized 8 Bit Arithmetic Unit using Gating Techniques in Cadence 90nm Technology Design and Simulation of Power Optimized 8 Bit Arithmetic Unit using Gating Techniques in Cadence 90nm Technology Umashree.M.Sajjanar 1, Maruti.Lamani 2, Mr.Mahesh.B.Neelagar 3 1 PG Scholar, Dept of PG

More information

By Charvi Dhoot*, Vincent J. Mooney &,

By Charvi Dhoot*, Vincent J. Mooney &, By Charvi Dhoot*, Vincent J. Mooney &, -Shubhajit Roy Chowdhury*, Lap Pui Chau # *International Institute of Information Technology, Hyderabad, India & School of Electrical and Computer Engineering, Georgia

More information

2. BLOCK DIAGRAM Figure 1 shows the block diagram of an Asynchronous FIFO and the signals associated with it.

2. BLOCK DIAGRAM Figure 1 shows the block diagram of an Asynchronous FIFO and the signals associated with it. Volume 115 No. 8 2017, 631-636 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu DESIGNING ASYNCHRONOUS FIFO FOR LOW POWER DFT IMPLEMENTATION 1 Avinash

More information

Design of Adaptive Filters Using Least P th Norm Algorithm

Design of Adaptive Filters Using Least P th Norm Algorithm Design of Adaptive Filters Using Least P th Norm Algorithm Abstract- Adaptive filters play a vital role in digital signal processing applications. In this paper, a new approach for the design and implementation

More information

Video Watermarking Technique Based On Combined DCT and DWT Using PN Sequence Algorithm

Video Watermarking Technique Based On Combined DCT and DWT Using PN Sequence Algorithm Video Watermarking Technique Based On Combined DCT and DWT Using PN Sequence Algorithm Darshan M. S 1, Sudha B. S 2, 1 M.Tech Scholar, Department of ECE, Dr. Ambedkar Institute of Technology, Bangalore,

More information

Faculty Profile. Educational Qualifications. Work Experience. : Dr. K.V.S.S.S.S.Sairam. : Contact No.

Faculty Profile. Educational Qualifications. Work Experience. : Dr. K.V.S.S.S.S.Sairam. : Contact No. Faculty Profile Name Designation Email : Dr. K.V.S.S.S.S.Sairam : Professor : drsairam@nitte.edu.in Contact No. : +91-9731809851 Joining Date : 05-01-2015 Educational Qualifications Ph.D. on Optical Communication

More information

High Performance and Area Efficient DSP Architecture using Dadda Multiplier

High Performance and Area Efficient DSP Architecture using Dadda Multiplier 2017 IJSRST Volume 3 Issue 6 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology High Performance and Area Efficient DSP Architecture using Dadda Multiplier V.Kiran Kumar

More information

D.JAYAPRAKASH. Consultancy Work

D.JAYAPRAKASH. Consultancy Work D.JAYAPRAKASH Assistant Professor, Department of Computer Science and Engineering,, Omalur, Tamilnadu, India. Experience: 9.0 Years E-Mail: jayaprakash.cse@dgct.ac.in Contact No: +91 9894337244 Experience

More information

PUBLICATIONS. Journal Papers

PUBLICATIONS. Journal Papers PUBLICATIONS Journal Papers [J1] X. Wu and L.-L. Xie, Asymptotic equipartition property of output when rate is above capacity, submitted to IEEE Transactions on Information Theory, August 2009. [J2] A.

More information

An Efficient FPGA Implementation of the Advanced Encryption Standard (AES) Algorithm Using S-Box

An Efficient FPGA Implementation of the Advanced Encryption Standard (AES) Algorithm Using S-Box Volume 5 Issue 2 June 2017 ISSN: 2320-9984 (Online) International Journal of Modern Engineering & Management Research Website: www.ijmemr.org An Efficient FPGA Implementation of the Advanced Encryption

More information

Iterative Synthesis Techniques for Multiple-Valued Logic Functions A Review and Comparison

Iterative Synthesis Techniques for Multiple-Valued Logic Functions A Review and Comparison Iterative Synthesis Techniques for Multiple-Valued Logic Functions A Review and Comparison Mostafa Abd-El-Barr Department of Information Science, Kuwait University, Kuwait. Abstract - A number of heuristics

More information

Personal Profile. Allied Additional Subordinate Subject studied. Management Information System. Electronic Commerce. Image Processing.

Personal Profile. Allied Additional Subordinate Subject studied. Management Information System. Electronic Commerce. Image Processing. Personal Profile (1) Name of the teacher (in full): Ms. Sarika Vijay Purao (2) Department: (3) Designation: Assistant Professor (4) Qualifications of the teacher:- Degree/ Post Graduate Degree Examinatio

More information

Professional Excellence Summary

Professional Excellence Summary Mr. J.SANTHOSH B.E.,M.E., (Ph.D).,MISTE Assistant Professor Department of Computer Science & Engineering K.S.R. College of Engineering (Autonomous) Tiruchengode - 637 215, Namakkal District, TamilNadu.

More information

Thermal and Energy Efficient RAM Design on 28nm for Electronic Devices

Thermal and Energy Efficient RAM Design on 28nm for Electronic Devices Indian Journal of Science and Technology, Vol 9(21), DOI: 10.17485/ijst/2016/v9i21/94837, June 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Thermal and Energy Efficient RAM Design on 28nm for

More information

VLSI Design & Implementation of Bus Arbiter 2009 E09VL33 Circuitry

VLSI Design & Implementation of Bus Arbiter 2009 E09VL33 Circuitry 1 CODE IEEE TRANSACTION ON VLSI YEAR E09VL32 VLSI Design & Implementation of Encryption & Decryption using VHDL E09VL01 Low-Power Programmable FPGA Routing VLSI Design & Implementation of Bus Arbiter E09VL33

More information

IMPLEMENTATION OF OPTIMIZED 128-POINT PIPELINE FFT PROCESSOR USING MIXED RADIX 4-2 FOR OFDM APPLICATIONS

IMPLEMENTATION OF OPTIMIZED 128-POINT PIPELINE FFT PROCESSOR USING MIXED RADIX 4-2 FOR OFDM APPLICATIONS IMPLEMENTATION OF OPTIMIZED 128-POINT PIPELINE FFT PROCESSOR USING MIXED RADIX 4-2 FOR OFDM APPLICATIONS K. UMAPATHY, Research scholar, Department of ECE, Jawaharlal Nehru Technological University, Anantapur,

More information

EDUCATION RESEARCH EXPERIENCE

EDUCATION RESEARCH EXPERIENCE PERSONAL Name: Mais Nijim Gender: Female Address: 901 walkway, apartment A1 Socorro, NM 87801 Email: mais@cs.nmt.edu Phone: (505)517-0150 (505)650-0400 RESEARCH INTEREST Computer Architecture Storage Systems

More information

WORD LEVEL FINITE FIELD MULTIPLIERS USING NORMAL BASIS

WORD LEVEL FINITE FIELD MULTIPLIERS USING NORMAL BASIS WORD LEVEL FINITE FIELD MULTIPLIERS USING NORMAL BASIS 1 B.SARGUNAM, 2 Dr.R.DHANASEKARAN 1 Assistant Professor, Department of ECE, Avinashilingam University, Coimbatore 2 Professor & Director-Research,

More information

A Reliable Seamless Handoff Scheme based Wireless Networks using TOPSIS and WPM Methods

A Reliable Seamless Handoff Scheme based Wireless Networks using TOPSIS and WPM Methods A Reliable Seamless Handoff Scheme based Wireless Networks using TOPSIS and WPM Methods T. Ajith M.Phil Research Scholar tajith1995@gmail.com K. Sivakumar Ph.D Research Scholar Siva.phd.199@gmail.com Dr.

More information

DESIGN, LAYOUT AND SIMULATION OF 8 BIT ARITHMETIC AND LOGIC UNIT USING C5 PROCESS TECHNOLOGY

DESIGN, LAYOUT AND SIMULATION OF 8 BIT ARITHMETIC AND LOGIC UNIT USING C5 PROCESS TECHNOLOGY DESIGN, LAYOUT AND SIMULATION OF 8 BIT ARITHMETIC AND LOGIC UNIT USING C5 PROCESS TECHNOLOGY Priyal Grover 1, Assist. Prof. HemantVerma 2 1,2 Department of Electronics and Communication Engineering Technocrats

More information

Biodata. 2 Address #653, Near Maliyappa High School, Saptagiri Extension, Gaddankeri, Bagalkot , Karnataka, India.

Biodata. 2 Address #653, Near Maliyappa High School, Saptagiri Extension, Gaddankeri, Bagalkot , Karnataka, India. Biodata 1 Name and Designation Lokesh B.Bhajantri Assistant Professor 2 Address #653, Near Maliyappa High School, Saptagiri Extension, Gaddankeri, Bagalkot 587102, Karnataka, India. 3 Home Page and E-mail

More information

A Novel VLSI Architecture for Digital Image Compression Using Discrete Cosine Transform and Quantization

A Novel VLSI Architecture for Digital Image Compression Using Discrete Cosine Transform and Quantization IJCSNS International Journal of Computer Science and Network Security, VOL.10 No.9, September 2010 175 A Novel VLSI Architecture for Digital Image Compression Using Discrete Cosine Transform and Quantization

More information

Fused Floating Point Arithmetic Unit for Radix 2 FFT Implementation

Fused Floating Point Arithmetic Unit for Radix 2 FFT Implementation IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 2, Ver. I (Mar. -Apr. 2016), PP 58-65 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Fused Floating Point Arithmetic

More information

CRIME ANALYSIS SACRAMENTO COUNTY SHERIFF S DEPARTMENT

CRIME ANALYSIS SACRAMENTO COUNTY SHERIFF S DEPARTMENT 27 February 2018 Five Year Uniform Crime Reporting (UCR) Analysis 2013-2017 Page 1 16 SACRAMENTO COUNTY UNIFORM CRIME REPORT 2013-2017 This report provides a five-year analysis of crime trends within the

More information

Design Implementation of Composite Field S-Box using AES 256 Algorithm

Design Implementation of Composite Field S-Box using AES 256 Algorithm International Journal of Emerging Engineering Research and Technology Volume 3, Issue 12, December 2016, PP 43-51 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Design Implementation of Composite Field

More information

ARUNAI ENGINEERING COLLEGE

ARUNAI ENGINEERING COLLEGE S.No Module Description 1. Embedded system ISTE 2 3 4 5 6 ARUNAI ENGINEERING COLLEGE TIRUVANNAMALAI Department of Electronics & Communication Engineering WORKSHOPS Seminar on Robotic Control Application

More information

REALIZATION OF AN 8-BIT PROCESSOR USING XILINX

REALIZATION OF AN 8-BIT PROCESSOR USING XILINX REALIZATION OF AN 8-BIT PROCESSOR USING XILINX T.Deepa M.E (Applied Electronics) Department of Electronics and Communication Engineering, Sri Venkateswara College of Engineering, Sriperumbudur, Chennai,

More information

Design For High Performance Flexray Protocol For Fpga Based System

Design For High Performance Flexray Protocol For Fpga Based System IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) e-issn: 2319 4200, p-issn No. : 2319 4197 PP 83-88 www.iosrjournals.org Design For High Performance Flexray Protocol For Fpga Based System E. Singaravelan

More information

International Journal of Engineering Research-Online A Peer Reviewed International Journal Articles available online

International Journal of Engineering Research-Online A Peer Reviewed International Journal Articles available online RESEARCH ARTICLE ISSN: 2321-7758 PYRAMIDICAL PRINCIPAL COMPONENT WITH LAPLACIAN APPROACH FOR IMAGE FUSION SHIVANI SHARMA 1, Er. VARINDERJIT KAUR 2 2 Head of Department, Computer Science Department, Ramgarhia

More information

: Digital Electronics, Wireless Network Security

: Digital Electronics, Wireless Network Security Name of the faculty : Dr S.M.K.M ABBAS AHMAD Designation : Professor Qualification : B.E, M.Tech, Ph.D Specialization : Digital Electronics, Wireless Network Security Email id : smkmabbas@rediffmail.com

More information

Biodata. Name: Ms. Jyoti M. Hurakadli. Designation: Associate Professor. Qualification: M.Tech (Computer Network Engineering),

Biodata. Name: Ms. Jyoti M. Hurakadli. Designation: Associate Professor. Qualification: M.Tech (Computer Network Engineering), Biodata Name: Ms. Jyoti M. Hurakadli Designation: Associate Professor Qualification: M.Tech (Computer Network Engineering), B.E. (Computer Science and Engineering) Specialization: Computer Networking Date

More information

SPEECH WATERMARKING USING DISCRETE WAVELET TRANSFORM, DISCRETE COSINE TRANSFORM AND SINGULAR VALUE DECOMPOSITION

SPEECH WATERMARKING USING DISCRETE WAVELET TRANSFORM, DISCRETE COSINE TRANSFORM AND SINGULAR VALUE DECOMPOSITION SPEECH WATERMARKING USING DISCRETE WAVELET TRANSFORM, DISCRETE COSINE TRANSFORM AND SINGULAR VALUE DECOMPOSITION D. AMBIKA *, Research Scholar, Department of Computer Science, Avinashilingam Institute

More information

A Novel Architecture of Parallel Multiplier Using Modified Booth s Recoding Unit and Adder for Signed and Unsigned Numbers

A Novel Architecture of Parallel Multiplier Using Modified Booth s Recoding Unit and Adder for Signed and Unsigned Numbers International Journal of Research Studies in Science, Engineering and Technology Volume 2, Issue 8, August 2015, PP 55-61 ISSN 2349-4751 (Print) & ISSN 2349-476X (Online) A Novel Architecture of Parallel

More information

Implementation of IEEE754 Floating Point Multiplier

Implementation of IEEE754 Floating Point Multiplier Implementation of IEEE754 Floating Point Multiplier A Kumutha 1 Shobha. P 2 1 MVJ College of Engineering, Near ITPB, Channasandra, Bangalore-67. 2 MVJ College of Engineering, Near ITPB, Channasandra, Bangalore-67.

More information

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 11, Issue 4, Ver. III (Jul.-Aug.2016), PP 06-10 www.iosrjournals.org Performance Analysis

More information

High Speed Radix 8 CORDIC Processor

High Speed Radix 8 CORDIC Processor High Speed Radix 8 CORDIC Processor Smt. J.M.Rudagi 1, Dr. Smt. S.S ubbaraman 2 1 Associate Professor, K.L.E CET, Chikodi, karnataka, India. 2 Professor, W C E Sangli, Maharashtra. 1 js_itti@yahoo.co.in

More information

IMAGE COMPRESSION ON FPGA AND TRANSFER USING ZIGBEE/I2C PROTOCOL

IMAGE COMPRESSION ON FPGA AND TRANSFER USING ZIGBEE/I2C PROTOCOL IMAGE COMPRESSION ON FPGA AND TRANSFER USING ZIGBEE/I2C PROTOCOL D.Bindu Tushara 1, P.A.Harsha Vardhini 2, J.V. Rao 3 1 Department of ECE, V.I.T.S., Deshmukhi, Hyderabad, India 2 Department of ECE, V.I.T.S.,

More information

Degree Branch / Specialization College University CSE SONA COLLEGE OF TECHNOLOGY : ASSISTANT PROFESSOR (SENIOR GRADE) ASSISTANT PROFESSOR

Degree Branch / Specialization College University CSE SONA COLLEGE OF TECHNOLOGY : ASSISTANT PROFESSOR (SENIOR GRADE) ASSISTANT PROFESSOR FACULTY PROFILE Name Designation Email ID : NISHA SOMS : ASSISTANT PROFESSOR (SENIOR GRADE) : nishasoms.cse@srit.org Area of Specialization : Wireless Ad Hoc Networks, Mobile Computing Cryptography and

More information

Embedded Systems 1. Introduction

Embedded Systems 1. Introduction Embedded Systems 1. Introduction Lothar Thiele 1-1 Organization WWW: http://www.tik.ee.ethz.ch/tik/education/lectures/es/ Lecture: Lothar Thiele, thiele@ethz.ch Coordination: Rehan Ahmed, rehan.ahmed@tik.ee.ethz.ch

More information

Improved Fault Tolerant Sparse KOGGE Stone ADDER

Improved Fault Tolerant Sparse KOGGE Stone ADDER Improved Fault Tolerant Sparse KOGGE Stone ADDER Mangesh B Kondalkar 1 Arunkumar P Chavan 2 P Narashimaraja 3 1, 2, 3 Department of Electronics and Communication, R V college of Engineering, Bangalore

More information

Implementation of Reduce the Area- Power Efficient Fixed-Point LMS Adaptive Filter with Low Adaptation-Delay

Implementation of Reduce the Area- Power Efficient Fixed-Point LMS Adaptive Filter with Low Adaptation-Delay Implementation of Reduce the Area- Power Efficient Fixed-Point LMS Adaptive Filter with Low Adaptation-Delay A.Sakthivel 1, A.Lalithakumar 2, T.Kowsalya 3 PG Scholar [VLSI], Muthayammal Engineering College,

More information

A Novel VLSI Architecture for Digital Image Compression using Discrete Cosine Transform and Quantization

A Novel VLSI Architecture for Digital Image Compression using Discrete Cosine Transform and Quantization International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 4, Number 4 (2011), pp. 425-442 International Research Publication House http://www.irphouse.com A Novel VLSI Architecture

More information

ISSN: X Impact factor: (Volume3, Issue2) Analyzing Two-Term Dot Product of Multiplier Using Floating Point and Booth Multiplier

ISSN: X Impact factor: (Volume3, Issue2) Analyzing Two-Term Dot Product of Multiplier Using Floating Point and Booth Multiplier ISSN: 2454-132X Impact factor: 4.295 (Volume3, Issue2) Analyzing Two-Term Dot Product of Multiplier Using Floating Point and Booth Multiplier 1 Mukesh Krishna Department Electrical and Electronics Engineering

More information

Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder

Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder Syeda Mohtashima Siddiqui M.Tech (VLSI & Embedded Systems) Department of ECE G Pulla Reddy Engineering College (Autonomous)

More information

HIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE

HIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE HIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE Anni Benitta.M #1 and Felcy Jeba Malar.M *2 1# Centre for excellence in VLSI Design, ECE, KCG College of Technology, Chennai, Tamilnadu

More information

FLOATING POINT ADDERS AND MULTIPLIERS

FLOATING POINT ADDERS AND MULTIPLIERS Concordia University FLOATING POINT ADDERS AND MULTIPLIERS 1 Concordia University Lecture #4 In this lecture we will go over the following concepts: 1) Floating Point Number representation 2) Accuracy

More information

Digital Color Image Watermarking In RGB Planes Using DWT-DCT-SVD Coefficients

Digital Color Image Watermarking In RGB Planes Using DWT-DCT-SVD Coefficients Digital Color Image Watermarking In RGB Planes Using DWT-DCT-SVD Coefficients K.Chaitanya 1,Dr E. Srinivasa Reddy 2,Dr K. Gangadhara Rao 3 1 Assistant Professor, ANU College of Engineering & Technology

More information

250nm Technology Based Low Power SRAM Memory

250nm Technology Based Low Power SRAM Memory IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 1, Ver. I (Jan - Feb. 2015), PP 01-10 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org 250nm Technology Based Low Power

More information