2. BLOCK DIAGRAM Figure 1 shows the block diagram of an Asynchronous FIFO and the signals associated with it.
|
|
- Annabel Day
- 5 years ago
- Views:
Transcription
1 Volume 115 No , ISSN: (printed version); ISSN: (on-line version) url: ijpam.eu DESIGNING ASYNCHRONOUS FIFO FOR LOW POWER DFT IMPLEMENTATION 1 Avinash Yadlapati and 2 Kakarla Hari Kishore Department of ECE, K L University, Vaddeswaram, Guntur, A.P, India 1 avinash.yadlapati@infosys.com 2 kakarla.harikishore@kluniversity.in ABSTRACT: Asynchronous FIFO s are used for Data Synchronization between two different clock domains, data storage and achieving faster data rates. There have been many papers and designs for Asynchronous FIFO by different authors. This paper focuses primarily on the design of an Asynchronous FIFO for the Implementation of Low Power DFT (Design for Test). Low power is the current challenge of the VLSI Industry and we have already seen many Low Power Techniques in the various phases of the ASIC Design Flow like Architecture, RTL Coding, Synthesis, Physical Design and last but not the least, Design for Test (DFT). In the Design for Test Flow for Low Power, we mainly consider at two phases i.e., Scan Insertion and the ATPG Simulations. The idea of implementing the Low Power Technique is to first design a Asynchronous FIFO and then apply the Low Power DFT Techniques to the Design. This paper primarily focuses on the architecture and simulations of the Asynchronous FIFO. Keyword: Asynchronous FIFO, Pointers, Overrun, under run, Synchronization, Design for Test. 1. INTRODUCTION FIFO stands for first-in first-out and it is used to transfer the data by achieving synchronization [1]. In this paper an asynchronous FIFO is designed for the purpose of implementing the Low Power Design for Test technique. Primarily, there are two types of FIFO. a. Synchronous FIFO b. Asynchronous FIFO In a Synchronous FIFO, there will be a single clock under which the read and write operations take place. In Synchronous FIFO, the execution of read and write operations will be sequential which means that, only after write operation happens, read can follow. Initially, the FIFO will be empty at reset and once the write happens in the location, then read follows. In this design, we have always reset the FIFO to read operation because, the FIFO needs to be empty at reset and that is only possible after read operation. Since, the read and write happens in the same clock, the data transfer will be slow in this case of Synchronous FIFO. In Asynchronous FIFO, there will be two separate clocks for write and read operations. They may operate at different frequencies and the data transfers will be faster in this case. The synchronization between the two different clocks, viz, read and write clocks will happen by using 2-stage synchronizer which is also known as Dual-Flop Synchronizer. The applications of Asynchronous FIFO are primarily for Data Synchronization in high speed data transfers. The main concept of the design implemented in this paper is the way the pointers are handled to generate the over run (fifo_full) and under run (fifo_empty) conditions along with the synchronization of the read pointer and the write pointer. 2. BLOCK DIAGRAM Figure 1 shows the block diagram of an Asynchronous FIFO and the signals associated with it. wr_clk rd_clk wr_en rd_en rst: data_out Overrun Underrun As mentioned earlier we use two different clocks for write_operation and read_operation, i.e., wr_clk and rd_clk are the clocks that are used for write and read operation accordingly. rst signal is used for resetting the FIFO to a known state. As mentioned earlier, the read signal is used to reset the FIFO. During the rst operation, when the rst is enabled high, it will be read operation so that the FIFO is empty and is in known state or IDLE state data_in and data_out are the inout bus signals which are split into input and output buses for testing purpose. data_in is the signal which is the input to the FIFO for writing the data inside the 631
2 FIFO and data_out is the signal which is the output of the read operation i.e., output data of the FIFO during read cycle. Figure 1. Asynchronous FIFO schematic symbol 3. Design OF Asynchronous FIFO This paper details a new architecture which is different from the other designs. The complete design is being carried out using Multiplexer and Flip-Flops. All the outputs are being registered and the RMM (Reuse Methodology Manual) Coding Guidelines have been strictly followed. The entire concept of generation of fifo_full and fifo_empty signals has been generated on a signal by name last_operation. The last_operation can be either read or write operation Read and Write Pointers of Asynchronous FIFO To understand FIFO design architecture, one should understand how these pointers operate. The following is the execution of the read and write pointers along with the last_operation. 1. Initially both read and write pointers of the FIFO point to the zeroth location. 2. The FIFO is in empty or known state. 3. When the wr_en signal is asserted, the write operation starts by incrementing the write pointer. 4. When the read_en signal is asserted (Active Low), the read operation starts and the read pointer is incremented. 5. The last_operation is a single bit signal which indicates if the last operation is read or write. For a synchronous FIFO the underrun and overrun flags are generated using the pointers and the last operation. If the pointers point to the same location and the last operation was a write, the overrun flag is asserted else if the pointers point to the same location and the last operation was a read, the underrun flag is generated. In Asynchronous FIFO the concept of generation of the overrun and underrun flags will be the same as mentioned above, however, since the write and read operate at two different frequencies, it is important that the pointers Figure 2. Architecture of Asynchronous FIFO have to be synchronized Gray Code Converters Gray code converter is used for the synchronization of the read and writes pointers. The other characteristic of gray code comes when representing successive binary numbers, reflecting only one-bitv change for each increment in binary values, thus reducing the switching activity and hence power [4]. The lower switching activity also accomplishes less glitch formation, thus reducing any m e t s t a b i l i t y. 632
3 Figure 3. Gray code sequence The importance of reducing the met stable condition comes when comparing the two pointers (representing 5-bit read and write addresses). By reducing the number of transitions the possibility of interpreting a signal transitioning from 1 to 0 or 0 to 1 as 1 s and 0 s respectively by the combinational logic (xnor gate as an equivalency check) will become easier Synchronizer Overrun is critical for write operation and under run is critical for read operation. Full and empty conditions are critical for write and read inhibition respectively. Overrun and under run conditions are generated based on the read and write pointers position. Being an asynchronous design read and writes operations increment respective pointers with different clock speeds. Synchronization is implemented by reading the gray code write pointer with read clock domain and vice versa. Hence, there s a need for synchronizing the gray code write pointer with read clock and gray code read pointer with write clock. Figure 4 depicts the synchronization mechanism. In general, a 1-bit data is synchronized using two flip- flops. The write data is synchronized with the read clock and the read data will be synchronized with the write clock. By following this mechanism read and writes clock signals are synchronized. Figure 4. Synchronization mechanism 3.4. Generation of Overrun and under run Conditions from Asynchronous Pointers During the write operation, the first step to be checked is to see if the FIFO is full. If the FIFO is full, no write can happen and the write pointer cannot be incremented. This is the overrun condition. This flag is generated when both write and read pointers point to the same location and the last operation was a write. During the read operation, the first step to be checked is to see if the FIFO is empty. If the FIFO is full, no read can happen and the read pointer cannot be incremented. This is the under run condition. This flag is generated when both write and read pointers point to the same location and the last operation was a read Asynchronous FIFO Functionality The read or write operation is done according to the user request, when the user requests a write operation data is loaded into the memory and the location will be specified by the write pointer. When the user requests for a read operation the data that is loaded into the memory is read out. The read and write pointers keep on incrementing until it reaches the last location and again the pointers come to initial location. This being a FIFO the first loaded data will be read out first and so o n. The memory specified in this paper can address n locations and of m-bit wide data. When the user requests for continuous write operation and no read operation the memory will load data until all the n locations are filled and then it remains in the same state i.e. it preserves (Overrun condition), until read enable signal is asserted. If the memory is completely filled and the user requests for a read operation, the data will be read out until there remains no data in the memory. Even the user requests a read operation, the FIFO asserts under run signal and the circuit preserves the state. When there occurs read and write operations 633
4 simultaneously the data that is composed into the memory first will be read out first. The pointers will look after the addresses, to which address of the memory the data is to be sent and from which address of the memory the data is to be read. From figure 2 it s clear that the full and empty status flags are generated by previous operation logic and comparison of gray code pointers using a comparator after synchronization of the read pointer with write clock and viz. The counter used in this design is an n-bit counter and the comparison between the read and write gray code pointers is done as follows: If the pointers are equal and previous operation is write, then Overrun flag is asserted. If the pointers are equal and previous operation is read, then Overrun flag is asserted. into the memory and after write enable is requested there is a continuous write operation and no read operation requested until the FIFO depth is completely filled hence, Overrun flag is asserted. We can find that once the data is loaded into memory there is a deassertion of under run flag. After read operation is requested we can observe that there s de-assertion of Overrun flag. Simultaneous read and write operations are also depicted in Figure 5. Hence,Asynchronous FIFO functionality is verified. Figure 6 shows that under run flag is asserted when the FIFO is read out completely and there is no data. 4. SIMULATION OUTCOME Simulation is being carried out on Cadence NC Simulator, using Verilog as a hardware description language. Different test cases are used to verify the Asynchronous FIFO functionality. Figure 5 shows that Overrun flag is asserted as there s no data initially loaded Figure 6. Under run Flag generation Figure 5. Overrun Flag generation In this paper, new design architecture to implement Asynchronous FIFO using gray counter synchronization and with the help of previous operation is shown. In this design the gray counters use a comparator along with the previous operation for the generation of Overrun and under run status flags. This being an Asynchronous FIFO a lot of effort is required to design and meet the timing and frequencies of the read clock with the write clock and vice versa. This architecture also overcomes the problem of met stability and mean time between failures by using Gray code counters. Continuous writing of data into memory, continuous reading of data from memory and simultaneous reading and writing of data from memory are verified with different test cases. All these test cases are verified using Cadence NCSim. This paper though focuses on the Design of Asynchronous FIFO; the final goal is to make this asynchronous FIFO suitable for implementing the Low Power DFT Techniques. One of the techniques which will be applied in the next version of the paper will be dividing the scan clock for even and odd scan chains and thereby reducing the power consumption. REFERENCES [1] O_architecture. [2] Simulation and synthesis techniques of Async FIFO design, available at Sunburst design Samir Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Second Edition. 634
5 [3] HoSuk Han, Kenneth S. Steven, Clocked and asynchronous FIFO characterization and comparison [4] G. Ramesh, V. Shivraj Kumar, K. Jeevan Reddy, Asynchronous FIFO Design with Gray code Pointer for High Speed AMBA AHB Compliant Memory controller, IOSR, volume: 1, issue 3, Nov- Dec 2012 [5] p_documentation/async_fifo.pdf [6] Asynchronous FIFO in virtex-ii FPGA s, available at [6] Asynchronous FIFO architectures by A.Nebhrajani available at, vlsi_book/asynch1.pdf. [7] N Bala Dastagiri, K Hari Kishore "Novel Design of Low Power Latch Comparator in 45nm for Cardiac Signal Monitoring, International Journal of Control Theory and Applications, ISSN No: , Vol No.10, Issue No.28, page: , May 2017 [8] Meka Bharadwaj, Hari Kishore "Enhanced Launch- Off-Capture Testing Using BIST Designs Journal of Engineering and Applied Sciences, ISSN No: X, Vol No.12, Issue No.3, page: , April 2017 [9] Avinash Yadlapati, Hari Kishore Kakarla "Novel Architecture for Designing Asynchronous First in First Out, International Journal of Control Theory and Applications, ISSN No: , Vol No.10, Issue No.8, page: , April 2017 [10] Mahesh Mudavath, K Hari Kishore, D Venkat Reddy "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs Asian Journal of Information Technology, ISSN No: , Vol No.15, Issue No.20, page: , December 2016 [11] Mr. S.V.Manikanthan and K. Srividhya, a Comparative Analysis of Raspberry BasedMetric Using Cloud Computing Techniques, ISSN: Volume 13 Issues 2 MARCH [12] A Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process Journal of Engineering and Applied Sciences, ISSN No: X, Vol No.11, Issue No.12, page: , December [13] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm Indian Journal of Science and Technology, ISSN No: , Vol No.9, Issue No.47, page: 1-4, December [14] K Hari Kishore, K Akhil, G Viswanath, N Pavan Kumar Design and Implement of 8X8 Multiplier using 4-2 Compressor and 5-2 Compressor, International Journal of Reconfigurable and Embedded Systems, ISSN , Volume 5, Number 3, pp , November 2016 [15] P Bala Gopal, K Hari Kishore An FPGA Implementation of On Chip UART Testing with BIST Techniques, International Journal of Reconfigurable and Embedded Systems, ISSN , Volume 5, Number 3, pp , November 2016 [16] N Bala Gopal, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers Indian Journal of Science and Technology, ISSN No: , Vol No.9, Issue No.44, page: 1-4, November [17] N Bala Gopal, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs Indian Journal of Science and Technology, ISSN No: , Vol No.9, Issue No.43, Page: 1-6, November [18] Nidamanuri Sai Charan, Kakarla Hari Kishore "Recognization of Delay Faults in Cluster Based FPGA Using BIST Indian Journal of Science and Technology, ISSN No: , Vol No.9, Issue No.28, Page: 1-7, July [19] Avinash Yadlapati, Hari Kishore Kakarla "Validating Advanced Extensible Interface Protocol using Randomized Verification Environment" Research Journal of Applied Sciences, Engineering and Technology, ISSN No: , Vol No.13, Issue No.1, page: 42-47, July [20] SV Manikanthan and K Srividhya, An Android based secure access control using ARM and cloud computing - Electronics and Communication. 2015, INSPEC , - ieeexplore.ieee.org. [21] Sravya Kante, Hari Kishore Kakarla, Avinash Yadlapati,"Design and Verification of AMBA AHB-Lite protocol using Verilog HDL" International Journal of Engineering and Technology, E-ISSN No: , Vol No.8, Issue No.2, Page: , April-May
6 636
Novel Architecture for Designing Asynchronous First in First out (FIFO)
I J C T A, 10(8), 2017, pp. 343-349 International Science Press ISSN: 0974-5572 Novel Architecture for Designing Asynchronous First in First out (FIFO) Avinash Yadlapati* and Hari Kishore Kakarla* ABSTRACT
More informationDESIGN AND PERFORMANCE ANALYSIS OF A NONVOLATILE MEMORY CELL
DESIGN AND PERFORMANCE ANALYSIS OF A NONVOLATILE MEMORY CELL 1 M. Vasudha, 2 B. Sri Pravallika, 3 Ch. Sai Kiran, 4 P. Subhani, 5 G. Rakesh Chowdary, 6 M Durga Prakash, 7 K Hari Kishore, 8 T.V. Ramakrishna
More informationA Low Power DDR SDRAM Controller Design P.Anup, R.Ramana Reddy
A Low Power DDR SDRAM Controller Design P.Anup, R.Ramana Reddy Abstract This paper work leads to a working implementation of a Low Power DDR SDRAM Controller that is meant to be used as a reference for
More informationAsynchronous FIFO Design
Asynchronous FIFO Design 2.1 Introduction: An Asynchronous FIFO Design refers to a FIFO Design where in the data values are written to the FIFO memory from one clock domain and the data values are read
More informationVerilog for High Performance
Verilog for High Performance Course Description This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language. The course goes
More informationDesign and Verification of AMBA AHB- Lite protocol using Verilog HDL
Design and Verification of AMBA AHB- Lite protocol using Verilog HDL Sravya Kante #1, Hari KishoreKakarla *2, Avinash Yadlapati #3 1, 2 Department of ECE, KL University Green Fields, Vaddeswaram-522502,
More informationInternational Journal of Applied Sciences, Engineering and Management ISSN , Vol. 05, No. 02, March 2016, pp
Design of High Speed AMBA APB Master Slave Burst Data Transfer for ARM Microcontroller Kottu Veeranna Babu 1, B. Naveen Kumar 2, B.V.Reddy 3 1 M.Tech Embedded Systems Student, Vikas College of Engineering
More informationDEVELOPMENT AND VERIFICATION OF AHB2APB BRIDGE PROTOCOL USING UVM TECHNIQUE
DEVELOPMENT AND VERIFICATION OF AHB2APB BRIDGE PROTOCOL USING UVM TECHNIQUE N.G.N.PRASAD Assistant Professor K.I.E.T College, Korangi Abstract: The AMBA AHB is for high-performance, high clock frequency
More informationISSN Vol.05, Issue.12, December-2017, Pages:
ISSN 2322-0929 Vol.05, Issue.12, December-2017, Pages:1174-1178 www.ijvdcs.org Design of High Speed DDR3 SDRAM Controller NETHAGANI KAMALAKAR 1, G. RAMESH 2 1 PG Scholar, Khammam Institute of Technology
More informationImplimentation of A 16-bit RISC Processor for Convolution Application
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 4, Number 5 (2014), pp. 441-446 Research India Publications http://www.ripublication.com/aeee.htm Implimentation of A 16-bit RISC
More informationDesign of an Efficient FSM for an Implementation of AMBA AHB in SD Host Controller
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 11, November 2015,
More informationBUILDING AN AMBA COMPLIANT MEMORY CONTROLLER
BUILDING AN AMBA COMPLIANT MEMORY CONTROLLER USING AHB PROTOCOL M. Chaithanya, M.Tech, VLSI System Design, Department of Electronics and Communication Engineering Srinivasa Institute of Technology and
More informationFPGA Implementation of ALU Based Address Generation for Memory
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 76-83 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) FPGA Implementation of ALU Based Address
More informationVHDL for Synthesis. Course Description. Course Duration. Goals
VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes
More informationDESIGN AND IMPLEMENTATION OF I2C SINGLE MASTER ON FPGA USING VERILOG
DESIGN AND IMPLEMENTATION OF I2C SINGLE MASTER ON FPGA USING VERILOG Shivani Mehrotra 1, Nisha Charaya *2 1 M.Tech (ECE), 2 Assistant Professor, Amity University Gurgaon (Haryana), India Abstract: This
More informationDESIGN AND VERIFICATION ANALYSIS OF APB3 PROTOCOL WITH COVERAGE
DESIGN AND VERIFICATION ANALYSIS OF APB3 PROTOCOL WITH COVERAGE Akhilesh Kumar and Richa Sinha Department of E&C Engineering, NIT Jamshedpur, Jharkhand, India ABSTRACT Today in the era of modern technology
More information8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments
8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments QII51017-9.0.0 Introduction The Quartus II incremental compilation feature allows you to partition a design, compile partitions
More informationDesign and Implementation of High Performance DDR3 SDRAM controller
Design and Implementation of High Performance DDR3 SDRAM controller Mrs. Komala M 1 Suvarna D 2 Dr K. R. Nataraj 3 Research Scholar PG Student(M.Tech) HOD, Dept. of ECE Jain University, Bangalore SJBIT,Bangalore
More informationECE 4514 Digital Design II. Spring Lecture 15: FSM-based Control
ECE 4514 Digital Design II Lecture 15: FSM-based Control A Design Lecture Overview Finite State Machines Verilog Mapping: one, two, three always blocks State Encoding User-defined or tool-defined State
More informationDESIGN A APPLICATION OF NETWORK-ON-CHIP USING 8-PORT ROUTER
G MAHESH BABU, et al, Volume 2, Issue 7, PP:, SEPTEMBER 2014. DESIGN A APPLICATION OF NETWORK-ON-CHIP USING 8-PORT ROUTER G.Mahesh Babu 1*, Prof. Ch.Srinivasa Kumar 2* 1. II. M.Tech (VLSI), Dept of ECE,
More informationImproving Memory Access time by Building an AMBA AHB compliant Memory Controller
Improving Memory Access time by Building an AMBA AHB compliant Memory Controller Arun G M.Tech(Student),VLSI SJBIT, Bangalore-60 Vijaykumar T Associate Lecturer, Dept. of ECE SJBIT, Bangalore-60 Abstract
More informationVLSI DESIGN OF AMBA BASED AHB2APB BRIDGE
VLSI DESIGN OF AMBA BASED AHB2APB BRIDGE Aparna Kharade 1 and V. Jayashree 2 1 Research Scholar, Electronics Dept., D.K.T.E. Society's Textile and Engineering Institute, Ichalkaranji, Maharashtra, India.
More informationSt.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad
St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of
More informationNovel Design of Dual Core RISC Architecture Implementation
Journal From the SelectedWorks of Kirat Pal Singh Spring May 18, 2015 Novel Design of Dual Core RISC Architecture Implementation Akshatha Rai K, VTU University, MITE, Moodbidri, Karnataka Basavaraj H J,
More informationINSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING
INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.
More informationBest Practices for Incremental Compilation Partitions and Floorplan Assignments
Best Practices for Incremental Compilation Partitions and Floorplan Assignments December 2007, ver. 1.0 Application Note 470 Introduction The Quartus II incremental compilation feature allows you to partition
More informationEECS150 - Digital Design Lecture 17 Memory 2
EECS150 - Digital Design Lecture 17 Memory 2 October 22, 2002 John Wawrzynek Fall 2002 EECS150 Lec17-mem2 Page 1 SDRAM Recap General Characteristics Optimized for high density and therefore low cost/bit
More information: : (91-44) (Office) (91-44) (Residence)
Course: VLSI Circuits (Video Course) Faculty Coordinator(s) : Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology Madras Chennai 600036 Email Telephone : srinis@iitm.ac.in,
More informationMLR Institute of Technology
MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN
More informationA Synthesizable RTL Design of Asynchronous FIFO Interfaced with SRAM
A Synthesizable RTL Design of Asynchronous FIFO Interfaced with SRAM Mansi Jhamb, Sugam Kapoor USIT, GGSIPU Sector 16-C, Dwarka, New Delhi-110078, India Abstract This paper demonstrates an asynchronous
More informationPrachi Sharma 1, Rama Laxmi 2, Arun Kumar Mishra 3 1 Student, 2,3 Assistant Professor, EC Department, Bhabha College of Engineering
A Review: Design of 16 bit Arithmetic and Logical unit using Vivado 14.7 and Implementation on Basys 3 FPGA Board Prachi Sharma 1, Rama Laxmi 2, Arun Kumar Mishra 3 1 Student, 2,3 Assistant Professor,
More informationECE 545 Lecture 12. Datapath vs. Controller. Structure of a Typical Digital System Data Inputs. Required reading. Design of Controllers
ECE 545 Lecture 12 Design of Controllers Finite State Machines and Algorithmic State Machine (ASM) Charts Required reading P. Chu, using VHDL Chapter 1, Finite State Machine: Principle & Practice Chapter
More informationDesign of AHB Arbiter with Effective Arbitration Logic for DMA Controller in AMBA Bus
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.08, August-2013, Pages:769-772 Design of AHB Arbiter with Effective Arbitration Logic for DMA Controller in AMBA Bus P.GOUTHAMI 1, Y.PRIYANKA
More informationISSN Vol.03, Issue.08, October-2015, Pages:
ISSN 2322-0929 Vol.03, Issue.08, October-2015, Pages:1284-1288 www.ijvdcs.org An Overview of Advance Microcontroller Bus Architecture Relate on AHB Bridge K. VAMSI KRISHNA 1, K.AMARENDRA PRASAD 2 1 Research
More informationBibliography. Measuring Software Reuse, Jeffrey S. Poulin, Addison-Wesley, Practical Software Reuse, Donald J. Reifer, Wiley, 1997.
Bibliography Books on software reuse: 1. 2. Measuring Software Reuse, Jeffrey S. Poulin, Addison-Wesley, 1997. Practical Software Reuse, Donald J. Reifer, Wiley, 1997. Formal specification and verification:
More informationModeling Synchronous Logic Circuits. Debdeep Mukhopadhyay IIT Madras
Modeling Synchronous Logic Circuits Debdeep Mukhopadhyay IIT Madras Basic Sequential Circuits A combinational circuit produces output solely depending on the current input. But a sequential circuit remembers
More informationAdvanced FPGA Design Methodologies with Xilinx Vivado
Advanced FPGA Design Methodologies with Xilinx Vivado Alexander Jäger Computer Architecture Group Heidelberg University, Germany Abstract With shrinking feature sizes in the ASIC manufacturing technology,
More informationSynthesis vs. Compilation Descriptions mapped to hardware Verilog design patterns for best synthesis. Spring 2007 Lec #8 -- HW Synthesis 1
Verilog Synthesis Synthesis vs. Compilation Descriptions mapped to hardware Verilog design patterns for best synthesis Spring 2007 Lec #8 -- HW Synthesis 1 Logic Synthesis Verilog and VHDL started out
More informationISSN Vol.03, Issue.02, March-2015, Pages:
ISSN 2322-0929 Vol.03, Issue.02, March-2015, Pages:0122-0126 www.ijvdcs.org Design and Simulation Five Port Router using Verilog HDL CH.KARTHIK 1, R.S.UMA SUSEELA 2 1 PG Scholar, Dept of VLSI, Gokaraju
More informationWorld Journal of Engineering Research and Technology WJERT
wjert, 2016, Vol. 2, Issue 5, 01-11 Research Article ISSN 2454-695X Mukthi et al. WJERT www.wjert.org SJIF Impact Factor: 3.419 DESIGN AND VERIFICATION OF PRIORITY CONFIGURABLE INTERRUPT CONTROLLER Mukthi.
More informationDesign and Simulation of UART for Serial Communication
Design and Simulation of UART for Serial Communication 1 Manju Wadhvani 1 Electronic and Telecommunication Engineering, Chhatisgarh Swami Vivekanand Technical university, Disha Institute of Management
More informationTHE DESIGN OF HIGH PERFORMANCE BARREL INTEGER ADDER S.VenuGopal* 1, J. Mahesh 2
e-issn 2277-2685, p-issn 2320-976 IJESR/September 2014/ Vol-4/Issue-9/738-743 S. VenuGopal et. al./ International Journal of Engineering & Science Research ABSTRACT THE DESIGN OF HIGH PERFORMANCE BARREL
More informationFPGA. Logic Block. Plessey FPGA: basic building block here is 2-input NAND gate which is connected to each other to implement desired function.
FPGA Logic block of an FPGA can be configured in such a way that it can provide functionality as simple as that of transistor or as complex as that of a microprocessor. It can used to implement different
More informationSequential Circuit Design: Principle
Sequential Circuit Design: Principle Chapter 8 1 Outline 1. Overview on sequential circuits 2. Synchronous circuits 3. Danger of synthesizing asynchronous circuit 4. Inference of basic memory elements
More informationAnalysis of Radix- SDF Pipeline FFT Architecture in VLSI Using Chip Scope
Analysis of Radix- SDF Pipeline FFT Architecture in VLSI Using Chip Scope G. Mohana Durga 1, D.V.R. Mohan 2 1 M.Tech Student, 2 Professor, Department of ECE, SRKR Engineering College, Bhimavaram, Andhra
More informationAsynchronous FIFO V3.0. Features. Synchronization and Timing Issues. Functional Description
November 3, 2000 Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com Features Drop-in module for Virtex,
More informationDigital System Design with SystemVerilog
Digital System Design with SystemVerilog Mark Zwolinski AAddison-Wesley Upper Saddle River, NJ Boston Indianapolis San Francisco New York Toronto Montreal London Munich Paris Madrid Capetown Sydney Tokyo
More informationImplementation of RISC Processor for Convolution Application
Implementation of RISC Processor for Convolution Application P.Siva Nagendra Reddy 1, A.G.Murali Krishna 2 1 P.G. Scholar (M. Tech), Dept. of ECE, Intell Engineering College, Anantapur, A.P, India 2 Asst.Professor,
More informationCSE140L: Components and Design Techniques for Digital Systems Lab
CSE140L: Components and Design Techniques for Digital Systems Lab Tajana Simunic Rosing Source: Vahid, Katz, Culler 1 Announcements & Outline Lab 4 due; demo signup times listed on the cse140l site Check
More informationof Soft Core Processor Clock Synchronization DDR Controller and SDRAM by Using RISC Architecture
Enhancement of Soft Core Processor Clock Synchronization DDR Controller and SDRAM by Using RISC Architecture Sushmita Bilani Department of Electronics and Communication (Embedded System & VLSI Design),
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationDesign of AMBA Based AHB2APB Bridge
14 Design of AMBA Based AHB2APB Bridge Vani.R.M and M.Roopa, Reader and Head University Science Instrumentation Center, Gulbarga University, Gulbarga, INDIA Assistant Professor in the Department of Electronics
More informationLaboratory Finite State Machines and Serial Communication
Laboratory 11 11. Finite State Machines and Serial Communication 11.1. Objectives Study, design, implement and test Finite State Machines Serial Communication Familiarize the students with Xilinx ISE WebPack
More informationCSE140L: Components and Design
CSE140L: Components and Design Techniques for Digital Systems Lab Tajana Simunic Rosing Source: Vahid, Katz, Culler 1 Grade distribution: 70% Labs 35% Lab 4 30% Lab 3 20% Lab 2 15% Lab 1 30% Final exam
More informationOUTLINE Introduction Power Components Dynamic Power Optimization Conclusions
OUTLINE Introduction Power Components Dynamic Power Optimization Conclusions 04/15/14 1 Introduction: Low Power Technology Process Hardware Architecture Software Multi VTH Low-power circuits Parallelism
More informationArchitecture of An AHB Compliant SDRAM Memory Controller
Architecture of An AHB Compliant SDRAM Memory Controller S. Lakshma Reddy Metch student, Department of Electronics and Communication Engineering CVSR College of Engineering, Hyderabad, Andhra Pradesh,
More informationECE 341 Midterm Exam
ECE 341 Midterm Exam Time allowed: 90 minutes Total Points: 75 Points Scored: Name: Problem No. 1 (10 points) For each of the following statements, indicate whether the statement is TRUE or FALSE: (a)
More informationVerilog Sequential Logic. Verilog for Synthesis Rev C (module 3 and 4)
Verilog Sequential Logic Verilog for Synthesis Rev C (module 3 and 4) Jim Duckworth, WPI 1 Sequential Logic Module 3 Latches and Flip-Flops Implemented by using signals in always statements with edge-triggered
More informationSerial Communication Through an Asynchronous FIFO Buffer
Serial Communication Through an Asynchronous FIFO Buffer Final Project Report December 9, 2000 E155 Nick Bodnaruk and Andrew Ingram Abstract: For our clinic, we need to be able to use serial communication
More informationKeywords- AMBA, AHB, APB, AHB Master, SOC, Split transaction.
Volume 4, Issue 3, March 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of an Efficient
More information32 Channel HDLC Core V1.2. Applications. LogiCORE Facts. Features. General Description. X.25 Frame Relay B-channel and D-channel
May 3, 2000 Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: logicore@xilinx.com URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com Features
More informationSynthesis of Combinational and Sequential Circuits with Verilog
Synthesis of Combinational and Sequential Circuits with Verilog What is Verilog? Hardware description language: Are used to describe digital system in text form Used for modeling, simulation, design Two
More informationPooja Kawale* et al ISSN: [IJESAT] [International Journal of Engineering Science & Advanced Technology] Volume-6, Issue-3,
Pooja Kawale* et al ISSN: 2250-3676 [IJESAT] [International Journal of Engineering Science & Advanced Technology] Volume-6, Issue-3, 161-165 Design of AMBA Based AHB2APB Bridge Ms. Pooja Kawale Student
More informationAn Efficient Multi Mode and Multi Resolution Based AHB Bus Tracer
An Efficient Multi Mode and Multi Resolution Based AHB Bus Tracer Abstract: Waheeda Begum M.Tech, VLSI Design & Embedded System, Department of E&CE, Lingaraj Appa Engineering College, Bidar. On-Chip program
More informationDESIGN AND IMPLEMENTATION OF THE ADVANCED MICROCONTROLLER BUS ARCHITECTUREAXI-APB BRIDGE ON FPGA
DESIGN AND IMPLEMENTATION OF THE ADVANCED MICROCONTROLLER BUS ARCHITECTUREAXI-APB BRIDGE ON FPGA 1. B.Somaraju 2. A.V.Prabu 3. Tushar Kanta Panda ABSTRACT: ARM introduced the Advanced Microcontroller Bus
More informationDesign & Analysis of 16 bit RISC Processor Using low Power Pipelining
International OPEN ACCESS Journal ISSN: 2249-6645 Of Modern Engineering Research (IJMER) Design & Analysis of 16 bit RISC Processor Using low Power Pipelining Yedla Venkanna 148R1D5710 Branch: VLSI ABSTRACT:-
More informationAcademic Course Description. VL2001 Digital System Design using Verilog First Semester, (Odd semester)
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2001 Digital System Design using Verilog First Semester, 2015-16(Odd
More informationDigital Design Methodology
Digital Design Methodology Prof. Soo-Ik Chae Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008, John Wiley 1-1 Digital Design Methodology (Added) Design Methodology Design Specification
More informationCharacteristics of the ITC 99 Benchmark Circuits
Characteristics of the ITC 99 Benchmark Circuits Scott Davidson Sun Microsystems, Inc. ITC 99 Benchmarks - Scott Davidson Page 1 Outline Why Benchmark? Some History. Soliciting Benchmarks Benchmark Characteristics
More informationDigital Design Methodology (Revisited) Design Methodology: Big Picture
Digital Design Methodology (Revisited) Design Methodology Design Specification Verification Synthesis Technology Options Full Custom VLSI Standard Cell ASIC FPGA CS 150 Fall 2005 - Lec #25 Design Methodology
More informationAccelerating CDC Verification Closure on Gate-Level Designs
Accelerating CDC Verification Closure on Gate-Level Designs Anwesha Choudhury, Ashish Hari anwesha_choudhary@mentor.com, ashish_hari@mentor.com Design Verification Technologies Mentor Graphics Abstract:
More informationDesign of an AMBA AHB Reconfigurable Arbiter for On-chip Bus Architecture
Design of an AMBA AHB Reconfigurable Arbiter for On-chip Bus Architecture Pravin S. Shete 1, Dr. Shruti Oza 2 1 Research Fellow, Electronics Department, BVDU College of Engineering, Pune, India. 2 Department
More informationCAD for VLSI Design - I. Lecture 21 V. Kamakoti and Shankar Balachandran
CAD for VLSI Design - I Lecture 21 V. Kamakoti and Shankar Balachandran Overview of this Lecture Understanding the process of Logic synthesis Logic Synthesis of HDL constructs Logic Synthesis What is this?
More informationA Low-Power Field Programmable VLSI Based on Autonomous Fine-Grain Power Gating Technique
A Low-Power Field Programmable VLSI Based on Autonomous Fine-Grain Power Gating Technique P. Durga Prasad, M. Tech Scholar, C. Ravi Shankar Reddy, Lecturer, V. Sumalatha, Associate Professor Department
More informationInternational Journal of Advance Engineering and Research Development DESIGN AND IMPLEMENTATION OF SPI PROTOCOL
Scientific Journal of Impact Factor (SJIF): 4.72 International Journal of Advance Engineering and Research Development Volume 4, Issue 12, December -2017 e-issn (O): 2348-4470 p-issn (P): 2348-6406 DESIGN
More informationLecture 3. Behavioral Modeling Sequential Circuits. Registers Counters Finite State Machines
Lecture 3 Behavioral Modeling Sequential Circuits Registers Counters Finite State Machines Behavioral Modeling Behavioral Modeling Behavioral descriptions use the keyword always, followed by optional event
More informationFPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1
FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1 Anurag Dwivedi Digital Design : Bottom Up Approach Basic Block - Gates Digital Design : Bottom Up Approach Gates -> Flip Flops Digital
More informationCertitude Functional Qualification with Formal Verification. Jean-Marc Forey November 2012
Certitude Functional Qualification with Formal Verification Jean-Marc Forey November 2012 Springsoft Proprietary Topics Case study presentation Why Verification Verification efficiency Formal verification
More informationDesign and Verification Point-to-Point Architecture of WISHBONE Bus for System-on-Chip
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 2, May 2014, PP 155-159 Design and Verification Point-to-Point Architecture of WISHBONE Bus for System-on-Chip Chandrala
More informationNovel Implementation of Low Power Test Patterns for In Situ Test
Novel Implementation of Low Power Test Patterns for In Situ Test K.Ramya 1, Y.N.S.Vamsi Mohan 2, S.V.S.M.Madhulika 3 1 M.Tech Student, Department of ECE,Bonam Venkata Chalamayya Institute of Technology
More informationChapter 9. Design for Testability
Chapter 9 Design for Testability Testability CUT = Circuit Under Test A design property that allows: cost-effective development of tests to be applied to the CUT determining the status of the CUT (normal
More informationDesign and Implementation of 5 Stages Pipelined Architecture in 32 Bit RISC Processor
Design and Implementation of 5 Stages Pipelined Architecture in 32 Bit RISC Processor Abstract The proposed work is the design of a 32 bit RISC (Reduced Instruction Set Computer) processor. The design
More informationGraphics: Alexandra Nolte, Gesine Marwedel, Universität Dortmund. RTL Synthesis
Graphics: Alexandra Nolte, Gesine Marwedel, 2003 Universität Dortmund RTL Synthesis Purpose of HDLs Purpose of Hardware Description Languages: Capture design in Register Transfer Language form i.e. All
More informationEECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis
EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis Jan 31, 2012 John Wawrzynek Spring 2012 EECS150 - Lec05-verilog_synth Page 1 Outline Quick review of essentials of state elements Finite State
More informationSequential Circuit Design: Principle
Sequential Circuit Design: Principle Chapter 8 1 Outline 1. Overview on sequential circuits 2. Synchronous circuits 3. Danger of synthesizing async circuit 4. Inference of basic memory elements 5. Simple
More informationIntellectual Property Macrocell for. SpaceWire Interface. Compliant with AMBA-APB Bus
Intellectual Property Macrocell for SpaceWire Interface Compliant with AMBA-APB Bus L. Fanucci, A. Renieri, P. Terreni Tel. +39 050 2217 668, Fax. +39 050 2217522 Email: luca.fanucci@iet.unipi.it - 1 -
More informationTHE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE
THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE Assertion Based Verification of I2C Master Bus Controller with RTC Sagar T. D. M.Tech Student, VLSI Design and Embedded Systems BGS Institute of Technology,
More informationLogic Synthesis. EECS150 - Digital Design Lecture 6 - Synthesis
Logic Synthesis Verilog and VHDL started out as simulation languages, but quickly people wrote programs to automatically convert Verilog code into low-level circuit descriptions (netlists). EECS150 - Digital
More informationCAMAC based continuous/transient digitizer for long duration discharge
PRAMANA cfl Indian Academy of Sciences Vol. 55, Nos 5 & 6 journal of Nov. & Dec. 2000 physics pp. 911 918 CAMAC based continuous/transient digitizer for long duration discharge AMIT KUMAR SRIVASTAVA, RACHANA
More informationEEL 4783: HDL in Digital System Design
EEL 4783: HDL in Digital System Design Lecture 15: Logic Synthesis with Verilog Prof. Mingjie Lin 1 Verilog Synthesis Synthesis vs. Compilation Descriptions mapped to hardware Verilog design patterns for
More informationDesign and Implementation of CVNS Based Low Power 64-Bit Adder
Design and Implementation of CVNS Based Low Power 64-Bit Adder Ch.Vijay Kumar Department of ECE Embedded Systems & VLSI Design Vishakhapatnam, India Sri.Sagara Pandu Department of ECE Embedded Systems
More informationChapter 5 Registers & Counters
University of Wisconsin - Madison ECE/Comp Sci 352 Digital Systems Fundamentals Kewal K. Saluja and Yu Hen Hu Spring 2002 Chapter 5 Registers & Counters Originals by: Charles R. Kime Modified for course
More informationPart 4: VHDL for sequential circuits. Introduction to Modeling and Verification of Digital Systems. Memory elements. Sequential circuits
M1 Informatique / MOSIG Introduction to Modeling and erification of Digital Systems Part 4: HDL for sequential circuits Laurence PIERRE http://users-tima.imag.fr/amfors/lpierre/m1arc 2017/2018 81 Sequential
More informationFault Tolerant Computing CS 530 Testing Sequential Circuits
CS 530 Testing Sequential Circuits Yashwant K. Malaiya Colorado State University 1 Why Testing Sequential Circuits is Hard To test a sequential circuit we need to Initialize it into a known state (reset
More informationDefinitions. Key Objectives
CHAPTER 2 Definitions Key Objectives & Types of models & & Black box versus white box Definition of a test Functional verification requires that several elements are in place. It relies on the ability
More informationCombinational Equivalence Checking
Combinational Equivalence Checking Virendra Singh Associate Professor Computer Architecture and Dependable Systems Lab. Dept. of Electrical Engineering Indian Institute of Technology Bombay viren@ee.iitb.ac.in
More informationA Novel Pseudo 4 Phase Dual Rail Asynchronous Protocol with Self Reset Logic & Multiple Reset
A Novel Pseudo 4 Phase Dual Rail Asynchronous Protocol with Self Reset Logic & Multiple Reset M.Santhi, Arun Kumar S, G S Praveen Kalish, Siddharth Sarangan, G Lakshminarayanan Dept of ECE, National Institute
More informationNext-generation Power Aware CDC Verification What have we learned?
Next-generation Power Aware CDC Verification What have we learned? Kurt Takara, Mentor Graphics, kurt_takara@mentor.com Chris Kwok, Mentor Graphics, chris_kwok@mentor.com Naman Jain, Mentor Graphics, naman_jain@mentor.com
More informationEECS150 - Digital Design Lecture 10 Logic Synthesis
EECS150 - Digital Design Lecture 10 Logic Synthesis September 26, 2002 John Wawrzynek Fall 2002 EECS150 Lec10-synthesis Page 1 Logic Synthesis Verilog and VHDL stated out as simulation languages, but quickly
More informationDesign and Verification of Serial Peripheral Interface 1 Ananthula Srinivas, 2 M.Kiran Kumar, 3 Jugal Kishore Bhandari
Design and Verification of Serial Peripheral Interface ISSN: 2321-9939 Design and Verification of Serial Peripheral Interface 1 Ananthula Srinivas, 2 M.Kiran Kumar, 3 Jugal Kishore Bhandari 1,3 MTech Student,
More information