MC68000 TRAINER BOARD STUDENT S GUIDE

Size: px

Start display at page:

Download "MC68000 TRAINER BOARD STUDENT S GUIDE"

Lionel Davis
5 years ago
Views:

1 MC68000 TRAINER BOARD STUDENT S GUIDE EEE462 ELECTRICAL ENGINEERING LAB 4 ECE511 DIGITAL SYSTEM AND MICROPROCESSOR Supplementary Material Prof Madya Datin Dr Wahidah Mansor Prof Madya Dr Habibah Hashim Prof Madya Mohd Uzir Kamaluddin Syahrul Afzal bin Che Abdullah Department of Computer Engineering Universiti Teknologi MARA (UiTM) All Rights Reserved

2 TABLE OF CONTENTS 1. ABITEC Trainer Board ABLELOGIC Trainer Board VTES Trainer Board How to load and run your program Common procedure Procedure specific for ABITEC trainer board Procedure specific for ABLELOGIC trainer board Procedure specific for VTES trainer board

1. ABITEC Trainer Board Figure 1 ABITEC trainer board MC68000 CLOCK FREQUENCY 8 MHZ MEMORY START END SIZE ADDRESS ADDRESS ROM $000000 $00FFFF 64K RAM $400400 $4103FF 64K PI/T ADDRESSABLE ABBREVIATION

3 1. ABITEC Trainer Board Figure 1 ABITEC trainer board MC68000 CLOCK FREQUENCY 8 MHZ MEMORY START END SIZE ADDRESS ADDRESS ROM $ $00FFFF 64K RAM $ $4103FF 64K PI/T ADDRESSABLE ABBREVIATION ADDRESS OFFSET REGISTER Port General Control Register PGCR $A00001 $00 Port A Data Direction Register PADDR $A00005 $04 Port B Data Direction Register PBDDR $A00007 $06 Port C Data Direction Register PCDDR $A00009 $08 Port A Control Register PACR $A0000D $0C Port B Control Register PBCR $A0000F $0E Port A Data Register PADR $A00011 $10 Port B Data Register PBDR $A00013 $12 Port C Data Register PCDR $A00019 $18 Table 1 ABITEC trainer board specification 2

4 Below are connectors diagram for ABITEC trainer board. PL5 and PL6 are use for simple direct interfacing to standard applications boards. PL5 has number of spare pins which can be linked via the LK2 patch area to most of the system interrupt and handshake lines. LK LK2-33 LK LK2-31 LK LK2-29 LK LK2-27 LK LK2-25 LK LK V V PC PC7/TIACK PC PC6/PIACK PC2/TIN PC5/PIRQ PC3/TOUT PC4 PB PB7 PB PB6 PB PB5 PB PB4 PA PA7 PA PA6 PA PA5 PA PA4 GND GND Table 2 40-PIN CONNECTOR (PL5) PC PC1 PC2/TIN 2 25 PC3/TOUT PC PC5/PIRQ PC6/PIACK 4 23 PC7/TIACK GND 5 22 PB0 PB PB2 PB PB4 PB PB6 PB GND PA PA1 PA PA3 PA PA5 PA PA7 Table 3 26-PIN CONNECTOR (PL6) 3

5 H PL5-1 H PL5-40 H PL5-2 H PL5-39 /IRQ PL5-3 /IRQ PL5-38 /IRQ PL5-4 /IRQ PL5-37 /IRQ PL5-5 /IRQ PL5-36 /IRQ PL5-6 /AUTO PL5-35 /AUTO /IRQP PC6/PIACK /IRQT +5V /IRQD PC7/TIACK /IRQI GND NC Table 4 34-PIN CONNECTOR (LK2) 4

2. ABLELOGIC Trainer Board Figure 2 ABLELOGIC trainer board MC68000 CLOCK FREQUENCY 10 MHZ MEMORY START END SIZE ADDRESS ADDRESS ROM $000000 $00FFFF 64KB RAM $080C00 $084BFF 16KB PI/T ADDRESSABLE

6 2. ABLELOGIC Trainer Board Figure 2 ABLELOGIC trainer board MC68000 CLOCK FREQUENCY 10 MHZ MEMORY START END SIZE ADDRESS ADDRESS ROM $ $00FFFF 64KB RAM $080C00 $084BFF 16KB PI/T ADDRESSABLE ABBREVIATION ADDRESS OFFSET REGISTER Port General Control Register PGCR $ $00 Port A Data Direction Register PADDR $ $04 Port B Data Direction Register PBDDR $ $06 Port C Data Direction Register PCDDR $ $08 Port A Control Register PACR $10000D $0C Port B Control Register PBCR $10000F $0E Port A Data Register PADR $ $10 Port B Data Register PBDR $ $12 Port C Data Register PCDR $ $18 Table 5 ABLELOGIC trainer board specification 5

7 Below are connectors diagram for ABLELOGIC trainer board. P1 and P5 are use for simple direct interfacing to standard applications boards. P1 contains Port A and Port B whereas P5 contains only Port C. PA GND PA GND PA NC PA NC PA NC PA NC PA NC PA NC --NC NC --NC NC --NC NC --NC NC --NC PB3 --NC PB4 PB PB5 PB PB6 PB PB7 Table 6 34-PIN CONNECTOR (P1) H H4 H H3 --NC NC PC PC0 PC PC1 PC6 6 9 PC2 PC7 7 8 PC3 Table 7 14-PIN CONNECTOR (P5) 6

3. VTES Trainer Board Figure 3 VTES trainer board MC68000 CLOCK FREQUENCY 10 MHZ MEMORY START END SIZE ADDRESS ADDRESS ROM $000000 $00FFFF 64KB RAM $400400 $403FFF 16KB PI/T ADDRESSABLE ABBREVIATION

8 3. VTES Trainer Board Figure 3 VTES trainer board MC68000 CLOCK FREQUENCY 10 MHZ MEMORY START END SIZE ADDRESS ADDRESS ROM $ $00FFFF 64KB RAM $ $403FFF 16KB PI/T ADDRESSABLE ABBREVIATION ADDRESS OFFSET REGISTER Port General Control Register PGCR $ $00 Port A Data Direction Register PADDR $ $04 Port B Data Direction Register PBDDR $ $06 Port C Data Direction Register PCDDR $ $08 Port A Control Register PACR $80000D $0C Port B Control Register PBCR $80000F $0E Port A Data Register PADR $ $10 Port B Data Register PBDR $ $12 Port C Data Register PCDR $ $18 Table 8 VTES trainer board specification 7

9 Below is connector diagram for VTES trainer board. P2 is use for simple direct interfacing to standard applications boards. +5V 1 40 PB0 PC PB1 PC PB2 PC3/TOUT 4 37 PB3 PC PB4 PC5/PIRQ 6 35 PB5 PA PB6 PA PB7 PA NC PA GND GND PC2/TIN PA H4 PA H3 PA H2 PA H1 --NC PC6/PIACK --NC PC7/TIACK --NC NC --NC NC --NC NC Table 9 40-PIN CONNECTOR (P2) 8

10 4. How to load and run your program 4.1. Common procedure Write and assemble MC68000 assembly language program in EASy68K Editor/Assembler ( EDIT68K.exe ). If there is no syntax error, the Editor/Assembler will generate two files that are called List file and S-Record file. Execute EASy68K Simulator ( SIM68K.exe ) to load the List file. Use the simulator to simulate the program to find any semantic error if applicable. If you are satisfied with the simulation, you can now try to execute your program using the trainer board. However, please make sure that you use appropriate addresses for ROM, RAM and addressable register for MC68230 in your program for your chosen trainer board. You will get a run-time error if you don t comply with these requirements. Communication between the trainer board and computer is via a serial communication that is established using HyperTerminal ("hypertrm.exe", in Windows XP, go to START menu -> All Programs -> Accessories -> Communications -> HyperTerminal) (Please note: HyperTerminal is a windows component, if no HyperTerminal is installed; just install it through window s control panel). Inside HyperTerminal program, select available serial communication port (usually either COM1 or COM2 and these are dependent on the physical connection between the trainer board and the computer s serial comm. port). Inside the comm. s Port Settings, set baud rate (Bits per second) to 9600 (maximum value) and leave other configurations to default settings. If cannot establish connection, please make sure that there is no conflicts - change the Resource setting at the selected Communications Port Properties to rectify this. 9

4.2. Procedure specific for ABITEC trainer board Figure 4 ABITEC monitor prompt You can either use HyperTerminal or GUI interface called Win68K.exe.

11 4.2. Procedure specific for ABITEC trainer board Figure 4 ABITEC monitor prompt You can either use HyperTerminal or GUI interface called Win68K.exe. For HyperTerminal, press <Carriage Return> several times until you get the monitor prompt (KAYBUG MONITOR FOR KAYCOMP V2.2). Type HE for help with monitor commands. Type LT to load program, type offset zero (0) and press <Carriage Return>. Click menu Transfer and select Send Text File, browse and select your S-Record (S68) file, and press Open. You will see LOAD COMPLETED message. Type GO and Enter Address to run your program or type SS and Enter Address for single stepping your program. 10

Figure 5 ABITEC GUI interface For GUI interface, execute Win68K.exe. Click menu Comms and select Detect. The GUI interface will display Connected on Com1 or Com2 if the connection is establish.

12 Figure 5 ABITEC GUI interface For GUI interface, execute Win68K.exe. Click menu Comms and select Detect. The GUI interface will display Connected on Com1 or Com2 if the connection is establish. Click menu File and select Download, browse and select your S-Record (S68) file, and press OK. You will see LOAD COMPLETED message. Click Go User button and Enter Address to run your program or change Program Counter (PC) to Address and click Single Step button for single stepping your program. 11

4.3. Procedure specific for ABLELOGIC trainer board Figure 6 ABLELOGIC monitor prompt Press <Space bar> several times until you get the monitor prompt (MON68K V2.8 SYSTEM READY!).

13 4.3. Procedure specific for ABLELOGIC trainer board Figure 6 ABLELOGIC monitor prompt Press <Space bar> several times until you get the monitor prompt (MON68K V2.8 SYSTEM READY!). Monitor commands is menu driven. In general, press <Space bar> to browse the menu and press <Carriage Return> to select the desired command. To load program, press <Space bar> until Program Control. Press <Carriage Return> to select it. Press <Carriage Return> to select Download Code, type offset zero (0). Click menu Transfer and select Send Text File, browse and select your S-Record (S68) file, and press Open. You will see Done! message. To run your program, press <Space bar> until Program Control. Press <Carriage Return> to select it. Press <Space bar> until Execute Program. Press <Carriage Return> to select it. Enter Address 080C00 and press <Carriage Return>. To single stepping your program, press <Space bar> until Program Control. Press <Carriage Return> to select it. Press <Space bar> until Single Step. Press <Carriage Return> to select it. Enter Address 080C00 and press <Carriage Return>. 12

4.4. Procedure specific for VTES trainer board Figure 7 VTES monitor prompt Press <Carriage Return> several times until you get the monitor prompt (VTES M68K V.38).

14 4.4. Procedure specific for VTES trainer board Figure 7 VTES monitor prompt Press <Carriage Return> several times until you get the monitor prompt (VTES M68K V.38). Type HE for help with monitor commands. Type LT to load program, type offset zero (0) and press <Carriage Return>. Click menu Transfer and select Send Text File, browse and select your S-Record (S68) file, and press Open. You will see LOAD COMPLETED message. Type GO and Enter Address to run your program or type SS and Enter Address for single stepping your program. 13

The Motorola PI/T

The Motorola PI/T The Motorola 623 PI/T bits wide H-H4 Port A Port A Data Register, PADR: $FF Data Direction Register, PADDR: $FF4 Port A Register, PACR: $FFC TCR TSR bits wide Port B Port B Data Register, PBDR: $FF2 Data