Recitation Session 6

Similar documents
B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

R07

R10. II B. Tech I Semester, Supplementary Examinations, May

Injntu.com Injntu.com Injntu.com R16

Code No: R Set No. 1

Code No: R Set No. 1

Programmable Logic Devices (PLDs)

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

Programmable Logic Devices

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April


HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Code No: R Set No. 1

PROGRAMMABLE LOGIC DEVICES

QUESTION BANK FOR TEST

Philadelphia University Student Name: Student Number:

(ii) Simplify and implement the following SOP function using NOR gates:

CS470: Computer Architecture. AMD Quad Core

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Hours / 100 Marks Seat No.

Combinational Circuits Digital Logic (Materials taken primarily from:

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

Storage Elements & Sequential Circuits

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

LECTURE 4. Logic Design

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Code No: 07A3EC03 Set No. 1

CSE A215 Assembly Language Programming for Engineers

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

ELCT 501: Digital System Design

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

EE 3170 Microcontroller Applications

Chapter 6. Logic Design Optimization Chapter 6

1. What is y-chart? ans: The y- chart consists of three domains:- behavioral, structural and geometrical.

END-TERM EXAMINATION

Finite-State Machine (FSM) Design

Microcomputers. Outline. Number Systems and Digital Logic Review

University of Toronto Mississauga. Flip to the back cover and write down your name and student number.

Logic Gates and Boolean Algebra ENT263

Hours / 100 Marks Seat No.

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

10EC33: DIGITAL ELECTRONICS QUESTION BANK

DE Solution Set QP Code : 00904

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

Lecture 10: Floating Point, Digital Design

1. Boolean algebra. [6] 2. Constructing a circuit. [4] 3. Number representation [4] 4. Adders [4] 5. ALU [2] 6. Software [4]

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

One and a half hours. Section A is COMPULSORY UNIVERSITY OF MANCHESTER SCHOOL OF COMPUTER SCIENCE

Combinational Circuits

COMPSCI 210 S Computer Systems 1. 6 Sequential Logic Circuit

Control & Execution. Finite State Machines for Control. MIPS Execution. Comp 411. L14 Control & Execution 1

L11: Major/Minor FSMs

EE414 Embedded Systems Ch 2. Custom Single- Purpose Processors: Hardware

VALLIAMMAI ENGINEERING COLLEGE

Finite State Machines (FSMs) and RAMs and CPUs. COS 116, Spring 2011 Sanjeev Arora

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

Simplification of Boolean Functions

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

IA Digital Electronics - Supervision I

Redundant States in Sequential Circuits

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Introduction to Digital Logic Missouri S&T University CPE 2210 Multipliers/Dividers

Computer Architecture

Review. Pipeline big-delay CL for faster clock Finite State Machines extremely useful You ll see them again in 150, 152 & 164

4. Write a sum-of-products representation of the following circuit. Y = (A + B + C) (A + B + C)

CS61C : Machine Structures

CMPT 250 : Week 3 (Sept 19 to Sept 26)

CS/IT DIGITAL LOGIC DESIGN

1. Mark the correct statement(s)

Combinational Circuits

The Need of Datapath or Register Transfer Logic. Number 1 Number 2 Number 3 Number 4. Numbers from 1 to million. Register

Digital Logic Design Exercises. Assignment 1

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Introduction to Programmable Logic Devices (Class 7.2 2/28/2013)

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

CS/COE 0447 Example Problems for Exam 2 Spring 2011

ECE 341 Midterm Exam

B.Sc.-IT (Part I) EXAMINATION, 2010 Computing Logics And Reasoning

Digital Design with FPGAs. By Neeraj Kulkarni

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Circuit analysis summary

Specifying logic functions

Chapter 1. 1 Computer-Aided Logic Design. 1.1 Introduction. 1.2 General Philosophy of Problem Specification and Solution

Programmable Logic Devices. Programmable Read Only Memory (PROM) Example

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR

Lecture 10: Floating Point, Digital Design

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

Cpr E 281 FINAL PROJECT ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY. FINAL Project. Objectives. Project Selection

Control and Datapath 8

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

problem maximum score 1 10pts 2 8pts 3 10pts 4 12pts 5 7pts 6 7pts 7 7pts 8 17pts 9 22pts total 100pts

Transcription:

Recitation Session 6 CSE341 Computer Organization University at Buffalo radhakri@buffalo.edu March 11, 2016 CSE341 Computer Organization Recitation Session 6 1/26

Recitation Session Outline 1 Overview of Digital Logic and Design 2 Gates, Truth Tables and Logic Equations 3 Combinational and Sequential Logic CSE341 Computer Organization Recitation Session 6 2/26

Introduction to Digital Logic 1 Digital electronics operate with only two voltage levels of interest - a high and a low voltage 2 Different systems use different voltages. Hence logically 1 represents high and 0 represents low voltage 3 Combinational Logic - No memory. The output of a combinational block depends only on the current input 4 Sequential Logic - Output can depend on both the input and the value stored in memory, which is called the state of the logic block CSE341 Computer Organization Recitation Session 6 3/26

Truth Tables 1 Combinational logic block contains no memory, it can be completely specified by defining the values of the outputs for each possible set of input values 2 Such a description is normally given as a truth table 3 For a logic block with n inputs, there are 2 n entries in the truth table, since there are that many possible combinations of input values CSE341 Computer Organization Recitation Session 6 4/26

Truth Tables Consider a logic function with three inputs, A, B, and C, and three outputs, D, E, and F. The function is defined as follows 1 D is true if at least one input is true 2 E is true if exactly two inputs are true 3 F is true only if all three inputs are true CSE341 Computer Organization Recitation Session 6 5/26

Truth Tables The truth table will contain 2 3 = 8 entries Truth tables can completely describe any combinational logic function; how ever, they grow in size quickly and may not be easy to understand. What can we do? - Use Boolean Algebra CSE341 Computer Organization Recitation Session 6 6/26

Boolean Algebra All the variables have the values 0 or 1 and, in typical formulations, there are three operators - AND, OR & NOT 1 D can be formulated as: D = A + B + C 2 F can be formulated as: F = A.B.C 3 How about E? CSE341 Computer Organization Recitation Session 6 7/26

Boolean Algebra E is true if exactly two inputs are true. Think of it in two parts: what must be true for E to be true (two of the three inputs must be true), and what cannot be true (all three cannot be true). Thus we can write E as ((A.B) + (B.C) + (A.C)).(A.B.C) We can also derive E by realizing that E is true only if exactly two of the inputs are true. Then we can write E as an OR of the three possible terms that have two true inputs and one false input (A.B. C) + (B.C.Ā) + (A.C. B) CSE341 Computer Organization Recitation Session 6 8/26

Logic Gates CSE341 Computer Organization Recitation Session 6 9/26

3-Bit Decoder Can you build a logic-gate implementation for this decoder? CSE341 Computer Organization Recitation Session 6 10/26

Sum of Products Representation CSE341 Computer Organization Recitation Session 6 11/26

Sum of Products Representation CSE341 Computer Organization Recitation Session 6 12/26

ALU - 1 bit Adder CSE341 Computer Organization Recitation Session 6 13/26

ALU - 1 bit Adder CSE341 Computer Organization Recitation Session 6 14/26

ALU - 1 bit Adder CSE341 Computer Organization Recitation Session 6 15/26

ALU - 32 bit Adder CSE341 Computer Organization Recitation Session 6 16/26

FSM - Finite State Machine CSE341 Computer Organization Recitation Session 6 17/26

FSM - Finite State Machine CSE341 Computer Organization Recitation Session 6 18/26

How to Build a Finite State Machine CSE341 Computer Organization Recitation Session 6 19/26

Traffic Lights Example CSE341 Computer Organization Recitation Session 6 20/26

Traffic Lights Example CSE341 Computer Organization Recitation Session 6 21/26

Traffic Lights Example - State Transition Table CSE341 Computer Organization Recitation Session 6 22/26

Traffic Lights Example - State Diagram CSE341 Computer Organization Recitation Session 6 23/26

Traffic Lights Example - State Equations CSE341 Computer Organization Recitation Session 6 24/26

Synchronous and Asynchronous FSM CSE341 Computer Organization Recitation Session 6 25/26

Flip Flops CSE341 Computer Organization Recitation Session 6 26/26