II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Discrete Mathematical Structures. Answer ONE question from each unit.

Similar documents
CS/IT DIGITAL LOGIC DESIGN

R10. II B. Tech I Semester, Supplementary Examinations, May

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

(ii) Simplify and implement the following SOP function using NOR gates:

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Code No: R Set No. 1

Code No: R Set No. 1

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3


HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

VALLIAMMAI ENGINEERING COLLEGE

PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.

Injntu.com Injntu.com Injntu.com R16

END-TERM EXAMINATION

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

Code No: R Set No. 1

Scheme G. Sample Test Paper-I

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

VALLIAMMAI ENGINEERING COLLEGE

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

Digital logic fundamentals. Question Bank. Unit I

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Code No: 07A3EC03 Set No. 1

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

MaanavaN.Com CS1202 COMPUTER ARCHITECHTURE

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

DE Solution Set QP Code : 00904

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

COPYRIGHTED MATERIAL INDEX

UNIT I BASIC STRUCTURE OF COMPUTERS Part A( 2Marks) 1. What is meant by the stored program concept? 2. What are the basic functional units of a

JNTUWORLD. 1. Discuss in detail inter processor arbitration logics and procedures with necessary diagrams? [15]

5. (a) What is secondary storage? How does it differ from a primary storage? (b) Explain the functions of (i) cache memory (ii) Register

Hours / 100 Marks Seat No.

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

Hours / 100 Marks Seat No.

R07

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

INTELLIGENCE PLUS CHARACTER - THAT IS THE GOAL OF TRUE EDUCATION UNIT-I

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY

Question Total Possible Test Score Total 100

Digital Logic Design Exercises. Assignment 1

DIGITAL ELECTRONICS. Vayu Education of India

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING

GARDEN CITY UNIVERSITY. Bachelor of Computer Applications SEMESTER- I. Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04

Scheme I. Sample Question Paper

MLR Institute of Technology

Reference Sheet for C112 Hardware

Course Description: This course includes concepts of instruction set architecture,

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital

CS304,EC304,DCSE16, DETE16

ADIKAVI NANNAYA UNIVERSITY:: RAJAMAHENDRAVARAM II BTech (CSE) I Semester BTCSE301 DIGITAL LOGIC DESIGN MODEL QUESTION PAPER

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

QUESTION BANK UNIT-I. 4. With a neat diagram explain Von Neumann computer architecture

Philadelphia University Student Name: Student Number:

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

B.Sc II Year Computer Science (Optional)

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

Switching Theory & Logic Design/Digital Logic Design Question Bank

CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1

Duration: 2 hours Max. Marks: 60

1. Draw general diagram of computer showing different logical components (3)

APPENDIX A SHORT QUESTIONS AND ANSWERS

Parallel logic circuits

(3 Hours) N.B. (1) Question No. 1 is compulsory. (2) Attempt any four from the remaining six questions. (3) Figures to the right indicate full marks.

1. Mark the correct statement(s)

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore

SYLLABUS. osmania university CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION CHAPTER - 2 : BASIC COMPUTER

CHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS

COURSE STRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING HELD ON JULY TO BE EFFECTIVE FROM THE ACADEMIC YEAR

REGISTER TRANSFER LANGUAGE

Computer Organisation CS303

Computer Organization

M.C.A. DEGREE EXAMINATION, MAY First Year Paper - I : INFORMATION TECHNOLOGY. Time : 03 Hours Maximum Marks : 75

GATE CSE. GATE CSE Book. November 2016 GATE CSE

UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer


Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60

PESIT Bangalore South Campus

Transcription:

14CS IT302 November,2016 II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Discrete Mathematical Structures (4X12=48 Marks) 1. Answer all questions (1X12=12 Marks) a (Pv~P) is a tautology or contradiction? b Give the generating function A(X) for the sequence a n =(n+1)? c Give a relation that is antisymetric but not asymetric. d What is a TOSET? e Give the principle of Mathematical Induction? f State the Euler s theorem? g Give the chromatic number for Cycle if the length is even? h What is meant by Bi partite graph? i What is the difference between tree and graph? j Show that 3 and 24 integers are congruent modulo 7? k Define Hamiltonian graph. l Define Euler s Circuit. UNIT I 2.a Show that: [P v (P^Q) P] (Using truth table) 2.b Show that: [P v (~P^Q) P vq](using rules of propositions) 3.a Prove (or) Disprove the validity of the following argument. Every living thing is a Plant or animal. Davids dog is alive and it is not a plant. All animals have hearts. Hence, David s dog has a heart. 3.b Write any three methods of proof of an implication with an example. UNIT II 4.a Use Principle of Mathematical Induction to Prove that : 6 n+2 +7 2n+1 is divisible by 43 for each +ve integer n. 4.b Use Principle of Mathematical Induction to Prove that for all Integers: n 4, 3 n > n 3. 5.a Find the coefficient of X 25 in (X 2 +X 3 +X 4 +X 5 +X 6 ) 7 5.b i)involving 1, 2,or 3 letters and1, 2, 3, or 4 digits if the letters must occur together. ii) In how many ways can the committee of 5 teachers and 4 students be chosen from 9 Teachers and 15students be formed if teacher A refuses to serve if student B is on the committee? 6.a UNIT III Computethe coefficients of d r X r = 6.b Solve the recurrence relation:a n =2 a n/2 +(n-1) for n 2, where a 1 =0. 7.a Find the transitive closure of the relation R={(a,b)(b,c)(c,c)(a,d)(c,d)(d,a)} using warshall s algorithm 7.b Draw Hasse diagram of the poset ({1,2,3,4,6,12}, ).Check whether it is a Lattice or not.

UNIT IV 8.a What is meant by Isomorphism? Determine whether the following graphs G and HIsomorphic or not? 14CS IT 302 8.b What is meant by coloring of a Graph?.What is the Chromatic no of complete graph K n 9.a State and prove Euler s formula. 9.b Show that every Chain is a Lattice.

14CS IT 303 November,2016 II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic Design (4X12=48 Marks) 1. Answer all questions (1X12=12 Marks) a. Convert decimal 43 into hexadecimal and BCD number system. b. What is the reduced form for the Boolean function A+AB+ABC? c. Which of the logic gates are used to realize the all possible combinational logic functions? d. What is the maximum number of prime-implicants for n-variable Boolean function? e. Write the expression borrow (M) and difference (N) for half subtractor with X and Y inputs. f. Develop AND gate with 2 by 1 multiplexer g. The present output Q n of an edge triggered JK flip flop is logic 0. If J = 1, then what is the value of Q n+1 h. Write the excitation table for SR flip flop. i. What are the applications of shift registers? j. Compare synchronous and asynchronous counters. k. How many minimum number of MOS transistors required to make a dynamic RAM cell? l. What is the full form of EEPROM UNIT I 2.a Find X value in the following problems (i) (52) BCD = ( X ) 8 (ii) (425) 10 = ( X ) BCD (iii) (10111) gray = ( X ) 2 2.b Implement EX-NOR gate function using only NAND gates 3.a Convert the following Boolean equation into canonical POS and SOP form f(a,b,c) = ) 3.b Simplify the following Boolean function using 4-varaiable K-map and implement the simplified function with NOR gates only. f(a,b,c,d) = m(0,1,2,4,5,7,11,15) UNIT II 4.a Minimize the following Boolean function using tabulation method f(a,b,c,d) = m(0,1,2,8,9,15,17,21,24,25,27,31) 4.b Implement the following sum of min-term equation by using a decoder and logic gates. f(a,b,c) = m(0,2,3,7) 5.a Design a binary to gray code converter. 5.b Implement 16 X 1 multiplexer using 4 X 1 multiplexers

14CS IT 303 UNIT III 6.a What is race-around condition in JK flip-flop? Explain how it is eliminated in Master Slave JK flip-flop 6.b Obtain characteristic equation of X-Y flip flop whose truth table as shown below X Y Q n 1 0 0 1 0 1 Q n 1 0 Q n 1 1 0 7.a Design a mod-6 synchronous counter using JK flip flops 7.b Explain about state tables, state diagrams, state reduction and assignment. UNIT IV 8.a Distinguish between PLA and PAL. 8.b Design a 4-bit binary up and down ripple counter. 9.a Classify shift registers and explain any two with neat diagram 9.b Implement the following Boolean function using ROM F 1 (a,b) = m(1,2 ) F 2 (a,b) = m(0,1,3)

CS/IT212 November, 2016 II/IV B.Tech (Supplementary) DEGREE EXAMINATION Common for CSE&IT Computer Organization (4X12=48 Marks) 1. Answer all questions (1X12=12 Marks) a List the basic functional units of a computer. b Define arithmetic overflow. c Mention the commonly used condition code flags. d Define micro instruction. e What is the use of micro instruction with next address field? f Write the purpose of bit pair recoding of multiplier. g Define memory interleaving. h What is translation lookaside buffer? i Define data hazard. j What is memory mapped I/O? k Write the purpose of SIN and SOUT status flags. l List the data transfer signals used on the PCI bus. UNIT I 2.a List and explain theparameters which affect the performance of a computer. 8M 2.b Write thesteps needed to execute the machine instruction ADD R1, R2, R3. 4M 3.a Registers R1 and R2 of a computer contain the decimal values 1200 and 4600 respectively. What is the effective address of the memory operand in each of the following instructions 4M i) Load 20(R1), R5 ii) Move #300, R5 iii) Store R5, 30 (R1,R2) iv) Add (R2), R5 3.b List various generic addressing modes. Explain index, indirect and auto increment 8M addressing modes with suitable examples. UNIT II 4.a Write the control sequence for execution of the instruction Add(R3), R1. 4 M 4.b Write the micro instructions for ADD (Rsrc)+, Rdst. Explain each microinstruction in 8 M detail. 5.a Build 16 bit carry lookahead adder with 4 bit adders. 6 M 5.b Perform the division of binary numbers 1000 by 11 using restoring and non-restoring 6 M division methods. UNIT III 6.a With neat sketches explain cache memory mapping functions. 8 M 6.b What is the total capacity of the formatted disk if a high data rate disk has: 20 data recording surfaces, 5000 tracks per surfaces, average of 400 sectors per track and 512 bytes of data per sector? 4 M

CS/IT 212 7.a Explain how unconditional branches affect pipeline. 7.b With examples explain how branch prediction reduces the effect of branch instructions on pipelining. UNIT IV 8.a List and explain interrupt priority schemes. 8.b Write about DMA bus arbitration approaches. 9.a With neat timing diagrams explain synchronous and asynchronous buses. 8M 9.b Explain about USB I/O interface in detail. 4M

CS/IT213 November, 2016 II/IV B.Tech (Supplementary) DEGREE EXAMINATION Common for CSE & IT Computer Graphics (4X12 = 48 Marks) 1 Answer all the following (12X1 = 12 Marks) a) What is a pixel? b) What is DDA? c) What is Antialiasing? d) Define coherence properties. e) Distinguish between window port and view port? f) Define viewing transformation. g) What is a spline? h) What are the important properties of Bezier Curve? i) Define scaling in 3D transformation. j) What are the steps in animation sequence? k) What are 2 types of parallel projection? l) Define frame. UNIT I 2. a) Write design of CRT with two display procedures. b) Compare the random scan display and raster scan display. 3.a) Explain flood fill algorithm. b) Explain midpoint algorithm for line generation. UNIT II 4.a) Write a 2x2 transformation matrix for each of the following rotations about the origin. I. Counter clockwise by π II.Counter clockwise by π/2 III. Counter clockwise by 5π/2. b) Write about rotation transformation. 5.a)Explain two dimensional viewing functions b) Explain Sutherland Hodgeman polygon Clipping algorithm. UNIT III 6.a) Explain Spline representation. b) Briefly explain curved lines and surfaces. 7.a) A triangle is defined by 3 vertices A(0,1,1) B(2,1,0) c(1,2,1) find the final coordinates after it is rotated by 45 around a line joining the points (1,1,1) and (0,0,0). b) Explain 3D translation transformation with homogeneous coordinates. UNIT IV 8.a) Explain in detail 3D Clipping. b) Explain about view volume. 9.a) Classify different types of animation languages. b) Explain key frame systems.

CS/IT 214 November, 2016 II/IV B.Tech (Supplementary) DEGREE EXAMINATION Common for CSE & IT Object Oriented Programming Using C++ (4X12=48 Marks) 1. Answer all questions (1X12=12 Marks) a) What is inline function? b) Define scope resolution operator. c) How will you define a reference? d) What is the main purpose of function overloading? e) What is destructor? f) Define friend function. g) What is the use of pure virtual function? h) Can we write a try block without a matching catch block? i) What is exception handling? j) What is a stream? k) What is the use of EOF in a file? l) What are dynamic arrays? UNITI 2. a) Define a class student details with the following members. Data Members: student name, roll number, and address. Member Functions: to read, display and modify student details. Write main () code to test your class. () b) Explain dynamic memory allocation and de-allocation operators. () 3. a) Write a program to demonstrate the use of nested classes. () b)demonstrate friend function with an example. () UNIT II 4. a) Explain function overloading with an example. () b) Explain about virtual base classes. () 5. What is inheritance? Explain different forms of inheritance with examples.(12m) UNIT III 6. a) Write the differences between Early and Late binding techniques. () b) What are Generic functions? Write the applications of Generic functions. () 7. Write a C++ program to demonstrate try, throw and catch keywords for implementing Exception Handling. (12M) UNIT IV 8. Explain the overloading of << and >> operators with suitable examples. (12M) 9. Explain File IO operators with examples. (12M)