Knockout Switches. HIGH PERFORMANCE SWITCHES AND ROUTERS Wiley H. JONATHAN CHAO and BIN LIU Instructor: Mansour Rousta Zadeh

Similar documents
ATM Switches. Switching Technology S ATM switches

Router Construction. Workstation-Based. Switching Hardware Design Goals throughput (depends on traffic model) scalability (a function of n) Outline

Introduction to ATM Technology

Architecture and Performance Analysis of the Multicast Balanced Gamma Switch for Broadband Communications 1

Cell Format. Housekeeping. Segmentation and Reassembly AAL 3/4

A Proposal for a High Speed Multicast Switch Fabric Design

BROADBAND AND HIGH SPEED NETWORKS

HWP2 Application level query routing HWP1 Each peer knows about every other beacon B1 B3

Cell Switching (ATM) Commonly transmitted over SONET other physical layers possible. Variable vs Fixed-Length Packets

Switch Fabric. Switch Fabric Overview

ECE 697J Advanced Topics in Computer Networks

The Network Layer and Routers

CSE398: Network Systems Design

A distributed architecture of IP routers

BROADBAND PACKET SWITCHING TECHNOLOGIES

Routing, Routers, Switching Fabrics

IV. PACKET SWITCH ARCHITECTURES

Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai

Routers: Forwarding EECS 122: Lecture 13

Packet Switch Architectures Part 2

Switching Hardware. Spring 2015 CS 438 Staff, University of Illinois 1

Topic 4a Router Operation and Scheduling. Ch4: Network Layer: The Data Plane. Computer Networking: A Top Down Approach

Last time. BGP policy. Broadcast / multicast routing. Link virtualization. Spanning trees. Reverse path forwarding, pruning Tunneling

Chapter 4 Network Layer

The Spanning Tree Protocol

Routers: Forwarding EECS 122: Lecture 13

Chapter 7 Hardware Overview

Router Architectures

Computer Networks. Routing

Computer Networks. Instructor: Niklas Carlsson

ARTIST-Relevant Research from Linköping

EE 122: Router Design

The router architecture consists of two major components: Routing Engine. 100-Mbps link. Packet Forwarding Engine

Data and Computer Communications. Protocols and Architecture

Embedded Systems: Hardware Components (part II) Todor Stefanov

CMSC 332 Computer Networks Network Layer

Lecture 7. Reminder: Homework 2, Programming Project 1 due today. Homework 3, Programming Project 2 out, due Thursday next week. Questions?

Introduction to Communications Part One: Physical Layer Switching

CSE 3214: Computer Network Protocols and Applications Network Layer

LS Example 5 3 C 5 A 1 D

CMSC 611: Advanced. Interconnection Networks

Packet-Switching. Programme authors and contributors. Switching, Part II. Chapter 7: Router Hardware Architectures. Material: Diederich,, Piotr Pacyna

Space-division switch fabrics. Copyright 2003, Tim Moors

Multi-gigabit Switching and Routing

CSE398: Network Systems Design

CS/EE 577 Final Exam December 17, 1996

Traditional network management methods have typically

Digital Audio and Video in Industrial Systems

Student ID: CS457: Computer Networking Date: 3/20/2007 Name:

A. ARPANET was an early packet switched network initially connecting 4 sites (Stanford, UC Santa Barbara, UCLA, and U of Utah).

CMPE 150/L : Introduction to Computer Networks. Chen Qian Computer Engineering UCSC Baskin Engineering Lecture 11

Cisco IOS Switching Paths Overview

Chapter 4. Computer Networking: A Top Down Approach 5 th edition. Jim Kurose, Keith Ross Addison-Wesley, sl April 2009.

Lecture 25: Interconnection Networks, Disks. Topics: flow control, router microarchitecture, RAID

Lecture 21. Reminders: Homework 6 due today, Programming Project 4 due on Thursday Questions? Current event: BGP router glitch on Nov.

Lecture 15: PCM, Networks. Today: PCM wrap-up, projects discussion, on-chip networks background

CONGESTION CONTROL BY USING A BUFFERED OMEGA NETWORK

A Survey of ATM Switching Techniques

On Scheduling Unicast and Multicast Traffic in High Speed Routers

Key Network-Layer Functions

Chapter 3. Underlying Technology. TCP/IP Protocol Suite 1 Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Basics (cont.) Characteristics of data communication technologies OSI-Model

Switch Fabric Architecture. Jack Regula January 12, 2001

Switching. An Engineering Approach to Computer Networking

Non-Uniform Memory Access (NUMA) Architecture and Multicomputers

Chapter 10. Circuits Switching and Packet Switching 10-1

Cisco Series Internet Router Architecture: Packet Switching

King Fahd University of Petroleum & Minerals Electrical Engineering Department EE 400, Experiment # 2

Introduction to Real-Time Communications. Real-Time and Embedded Systems (M) Lecture 15

Introduction. Network Architecture Requirements of Data Centers in the Cloud Computing Era

Survivability Architectures for Service Independent Access Points to Multiwavelength Optical Wide Area Networks

Multicast ATM Switches: Survey and Performance Evaluation. Ming-Huang Guo and Ruay-Shiung Chang

Packet Switching. Hongwei Zhang Nature seems to reach her ends by long circuitous routes.

Ethernet Network Redundancy in SCADA and real-time Automation Platforms.

ATM Hierarchical Shaping ATM VC into VP Shaping, page 1

Chapter 10: Planning and Cabling Networks

Non-Uniform Memory Access (NUMA) Architecture and Multicomputers

Different network topologies

Reminder: Datalink Functions Computer Networking. Datalink Architectures

Chapter 6 Queuing Disciplines. Networking CS 3470, Section 1

CSC 4900 Computer Networks: Network Layer

CSCE 463/612 Networks and Distributed Processing Spring 2018

QUESTION: 2 Which of the following statements is true regarding the SFP interfaces on the C2G124-48, and C2G124-48P?

CSC 401 Data and Computer Communications Networks

Concepts for Robust NoC Communication

Growth. Individual departments in a university buy LANs for their own machines and eventually want to interconnect with other campus LANs.

Performance and Evaluation of Integrated Video Transmission and Quality of Service for internet and Satellite Communication Traffic of ATM Networks

A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on

CSCI Computer Networks

CS 162 Operating Systems and Systems Programming Professor: Anthony D. Joseph Spring Lecture 20: Networks and Distributed Systems

Reliable Distributed System Approaches

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture

Managing Your Switches

CS 162 Operating Systems and Systems Programming Professor: Anthony D. Joseph Spring Lecture 19: Networks and Distributed Systems

Chapter 8 Switching 8.1

LAN Emulation Overview

WS_CCESBF7-OUT-v1.00.doc Page 1 of 8

You have to remember that

Chapter 4 Network Layer: The Data Plane

Computer Organization and Structure. Bing-Yu Chen National Taiwan University

Transcription:

HIGH PERFORMANCE SWITCHES AND ROUTERS Wiley H. JONATHAN CHAO and BIN LIU Instructor: Mansour Rousta Zadeh

Outlines Introduction Single Stage Knockout-Basic Architecture Knockout Concentration Principle Concentrator Architecture Channel grouping Principle Generalized Knockout Principle MOBAS Switch Fault Tolerant Knockout Switches Conclusion

Introduction-1 Output Buffered Switches: The best delaythroughput performance. Problem of Output Buffered Switches: Memory Speed Limitation Solution (Knockout Principle) limiting the number of cells that can arrive at an output port in each time slot Other cells are discarded Q:How Many? Tradeoff between Cell Loss Ratio and Memory Bandwidth

Introduction-2 the memory speed is no longer the bottleneck for the output-buffered switch No Commercial Products Why?

Single Stage Knockout-Basic Architecture Knockout switch interconnection fabric

Knockout Switches-Bus Interface

Operation of a Barrel Shifter-1

Operation of a Barrel Shifter-2

Knockout Concentration Principle

Concentration Cell Loss Performance

Concentration Cell Loss Performance

Construction of the Concentrator

An eight-input to four-output concentrator

Construction of large Concentrator with Small Concentrators

channel grouping principle

An asymmetric switch with line expansion ratio KM/N

Maximum Throughput

Generalized Knockout Principle

Generalized Knockout Principle

Generalized knockout principle Operation

The architecture of a multicast output buffered ATM switch

Replicating cells for a multicast connection in the MOBAS

Multicast Grouping Network

Switching condition of the switch element SWE

Routing a multicast cell

Translation Tables-1

Translation Tables-2

Fault Model of Switching Elements-1 Need to Reliability Redundancy Techniques: Time Redundancy Space Redundancy Fault Tolerant Topics Fault Diagnosis Fault Detection Fault Location System Reconfiguration

Fault Model of Switching Elements-2 Fault Sources In Control Logic Circuit (logic errors) Cross Stuck (Remains in Cross state) Toggle Stuck (Remains in Toggle state) In Data Link of SWE (link errors) Vertical Stuck Horizontal Stuck

Cross-Stuck (CS) Fault

Toggle-Stuck (TS) Fault

Vertical/Horizontal-Stuck(VS/HS) Fault

Fault Detection Using FD s (Fault detector) Test Pattern Generation by MPM s and AB s On Fault Diagnosis: Keeping user packets Doing Tests System Reconfiguration Fast, So no interruption in Switch Functionality

Cross-Stuck and Toggle-Stuck Fault Detection Toggle/Cross Fault Detection? Monitoring FA s If all 0 -> Fault Online Detection? Toggle Stuck possible! Cross Stuck Not possible! Vertial/Hor. Stuck Fault Detection? Monitoring Switch module If all the same ->Fault

Fault Location and Reconfiguration Fault localization after Detection System Reconfiguration after localization Using test cells Filelds: FA Field New Priority field Input source field in MGN1

Toggle-Stuck and Cross-Stuck Cases

Fault Location Test

Fault Location of Cross Stuck

Reconfiguration of Vertical Stuck Fault

Fault Location Test

Reconfiguration