Digital logic fundamentals. Question Bank. Unit I

Similar documents
SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

R10. II B. Tech I Semester, Supplementary Examinations, May

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

VALLIAMMAI ENGINEERING COLLEGE

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

VALLIAMMAI ENGINEERING COLLEGE

Injntu.com Injntu.com Injntu.com R16

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

Code No: 07A3EC03 Set No. 1

10EC33: DIGITAL ELECTRONICS QUESTION BANK

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

1. Mark the correct statement(s)

Scheme G. Sample Test Paper-I

Question Total Possible Test Score Total 100

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

DE Solution Set QP Code : 00904

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

Code No: R Set No. 1

QUESTION BANK FOR TEST

Chapter 2. Boolean Expressions:


PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

Philadelphia University Student Name: Student Number:

COPYRIGHTED MATERIAL INDEX

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

(ii) Simplify and implement the following SOP function using NOR gates:

Code No: R Set No. 1

DIGITAL ELECTRONICS. P41l 3 HOURS

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

Code No: R Set No. 1

5. (a) What is secondary storage? How does it differ from a primary storage? (b) Explain the functions of (i) cache memory (ii) Register

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

END-TERM EXAMINATION

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

2008 The McGraw-Hill Companies, Inc. All rights reserved.

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

Hours / 100 Marks Seat No.

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Experiment 3: Logic Simplification

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

CS470: Computer Architecture. AMD Quad Core

DIGITAL ELECTRONICS. Vayu Education of India

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Unit-IV Boolean Algebra

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

DKT 122/3 DIGITAL SYSTEM 1

APPENDIX A SHORT QUESTIONS AND ANSWERS

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Simplification of Boolean Functions

Module -7. Karnaugh Maps

Chapter 2: Combinational Systems

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

Chapter 4. Combinational Logic

Switching Theory & Logic Design/Digital Logic Design Question Bank

GATE CSE. GATE CSE Book. November 2016 GATE CSE

CS8803: Advanced Digital Design for Embedded Hardware

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Digital Logic Design Exercises. Assignment 1

Computer Organization

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

2.6 BOOLEAN FUNCTIONS

Chapter 2 Combinational Logic Circuits

Combinational Logic Circuits

Combinational Circuits

COMBINATIONAL LOGIC CIRCUITS

Standard Forms of Expression. Minterms and Maxterms

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

X Y Z F=X+Y+Z

SWITCHING THEORY AND LOGIC CIRCUITS

CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN Lecture Notes

Specifying logic functions

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

Chapter 6. Logic Design Optimization Chapter 6

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

UNIVERSITY POLYTECHNIC B.I.T., MESRA, RANCHI. COURSE STRUCTURE (W.E.F Batch Students) (Total Unit 7.5) Sessional Unit Code. Theory Unit Course

Semester: I Credits: 5. Category: MC No.of hrs/week: 5 CA PROGRAMMING IN C

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

Computer Science. Unit-4: Introduction to Boolean Algebra

Transcription:

Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative numbers are stored in a digital computer? 4. Convert decimal number (300.55)10 to octal and hexadecimal number? 5. State and Prove De Morgan s theorem. 6. Write short notes on Boolean laws and theorem? 7. What are the basic gates? Show along with the truth table. 8. Convert binary number 10010110.1001 to decimal and octal number. 9. Convert a. (450.12)8 to hexadecimal b. (C2AE)16 to octal 10. What are the Universal gates? Brief any one. 11. Brief binary number system with example? 12. Brief the Huntington postulates of Boolean algebra? 13. State and Prove demorgan s double inversion theorem. 1. Convert decimal (1345.106)10 to binary, octal and hexadecimal. 2. Explain the various Boolean laws with logic diagrams. 3. Explain the logic gates in detail? 4. Define the duality principle in Boolean algebra? 5. State and prove the absorption theorem using postulates? 6. Show the theorems of Boolean algebra with correct derivations. 7. Define the term logic gates. Explain the various basic gates with their symbols and truth table.

8. What are the universal gates and explain them? 9. Prove the De Morgan s theorem with logic diagrams. Unit II 1. Convert to the canonical form F(x,y,z)= (1,3,7) 2. Draw K-map for 3-variables. 3. Write a note on Don t care condition with example. 4. Explain the karnaugh map method 5. Simplify the Boolean function F(A,B,C,D)= (0,1,2,5,8,9,10) as i. Sum of products ii. Product of sums 6. Simplify the following expression using Quine McClausky method and verify using K-map F(A,B,C,D)= (0,1,2,3,4,6,8,10,12,14) 7. Simplify the boolean function F(W,X,Y,Z)= (1,3,7,11,15) and the don t care condition d(w,x,y,z)= (0,2,5) 8. Convert the following to the other canonical form a) F(X,Y,Z)= (1,3,7) b) F(A,B,C,D)=π(0,1,2,3,4,6,12) 9. Explain Pos method with example? 10. Simplify the following using K-map f(x,y,z)= (0,2,4,5,6) 11. Find the product of maxterms for the given function F(X,Y,Z)= (0,2,4,5,6) 12. Differentiate between SOP and POS. 13. Simplify F(W,X,Y,Z)= (1,3,7,11,15) with don t care function d(w,x,y,z)= (0,2,5) 14. Find the POS for the function F(x,y,z)=π(0,1,4,5) 15. Discuss about five variable k-map. 1. Simplify using k-map F=(W,X,Y,Z)= (2,3,12,13,14,15) 2. Simplify using Quine McClausky tabulation method

F= (0,1,2,810,11,14,15) 3. What is SOP and POS? Explain. 4. Explain the method of Karnaugh map simplification with don t care condition. Give example. 5. Simplify the following expression using Quine McClausky tabulation method and verify using K-Map F(A,B,C,D)= (0,1,2,3,5,6,7,8,11,13) 6. Explain the steps involved in 4-variable k-map simplification? 7. Simplify using tabulation method F= (0,1,2,8,10,11,14,15) 8. Simplify the Boolean function using k-map F(W,X,Y,Z)= (1,3,4,6,9,11,12,14) 9. Find using K-map F(W,X,Y,Z)= (0,1,2,4,5,6,8,9,12,13,14) 10. Find SOP : i) F=A+B c ii)f=xy+x z 11. Explain about SOP with an example. 12. Explain Quine McClausky tabulation method with example. 13. Write down the steps to convert Boolean functions into sum of minterms and product of max terms with suitable example. Unit III 1. Discuss briefly the Full adder with the truth table and circuit 2. Explain the BCD adder with block diagram 3. Write note on the full- subtractor with block diagram and truth table 4. Write the working principle of Full- adder with its circuit and truth table. 5. Explain ROM and its types. 6. What is PLA? Draw the block diagram of PLA and explain it?

1. Give the working principle of BCD adder. 2. Write about the working style of half adder and full adder with the help of circuits. 3. Explain the block diagram of full adder. 4. Construct a 4- bit binary adder. 5. List the various types of ROM in detail. 6. Implement the circuit of a PLA with 3 input, 2 output and 4 product terms F1(A,B,C)= (3,5,6,7) F2(A,B,c)= (0,2,4) 7. Design a circuit using ROM for F1(A1,A0)= (1,2,3) F2(A1,A0)= (0,2) Unit IV 1. Explain the working of encoder? 2. What is decoder? Draw 1 of 16 decoder circuit and explain it. 3. Design a BCD to decimal decoder? 4. What is encoder? Give the truth table of octal to binary encoder? 5. Implement the following function with a multiplexer? F(A,B,C,D)= (0,1,3,4,8,9,15) 6. Explain about the multiplexer with a block diagram. 1. Give a detailed account on encoder. 2. Draw the gate equivalent circuit of 8 x 1 multiplexer. Explain its working? 3. What is demultiplexer? Explain the quadruple 2 to 1 multiplexer with neat logic diagram and function table.

4. Design a combinational circuit using ROM. The circuit accepts a 3-bit number and generates an output binary number equal to square of input number. 5. Explain about encoder and decoder. 6. Types of ROM in detail. 7. How will you implement F(A,B,C)= (1,3,5,6,7) with a multiplexer. 8. Explain in detail about ROM/PLA. 9. Design a 1 of 16 decoder with a neat diagram. UNIT V 1. What is latch? Explain. 2. What is Flip-Flop? Why we need it? 3. Explain the working of JK flip flop? 4. Write short notes on shift registers. 5. How can you make D flip flop from RS flip flop? 6. Define counter. List out its types. 7. Brief the working principle of D flip flop. 8. How does a 4 bit register work with a parallel load? 9. Draw the circuit of T flip flop and explain briefly. 10. Brief the working of RS flip flop. 1. Explain the JK flip flop with a neat diagram. 2. Explain the shift register in detail. 3. Explain the concept of BCD counter with parallel load? 4. Discuss about the Master slave flip flop 5. Explain the bidirectional shift register with parallel load? 6. Explain in detail about ripple counter.