Technical Backgrounder: The Optical Data Interface Standard April 28, 2018

Similar documents
Optical Data Interface ODI-1 Physical Layer Preliminary Specification. Revision Date

Optical Data Interface ODI-2 Transport Layer Preliminary Specification. Revision Date

ODI-2.1: High Speed Data Formats. Optical Data Interface. Revision 3.0

ODI-2: Transport Layer. Optical Data Interface. Revision 3.0

Optical Data Interface ODI-2.1 High Speed Data Formats Preliminary Specification. Revision Date

Optical Data Interface ODI-2 Transport Layer Preliminary Specification

Optical Data Interface ODI-2.1 High Speed Data Formats Preliminary Specification

AXIe : AdvancedTCA Extensions for Instrumentation and Test. Autotestcon 2016

40 GbE: What, Why & Its Market Potential

Interlaken Look-Aside Protocol Definition

The Case for AXIe: Why instrument vendors should actively consider AXIe for their next modular platform.

BROADBAND AND HIGH SPEED NETWORKS

How to Choose the Right Bus for Your Measurement System

IP Video Network Gateway Solutions

InfiniBand SDR, DDR, and QDR Technology Guide

Gigabit Ethernet Interconnect Technology

Keysight Technologies I 2 C and SPI Protocol Triggering and Decode

High Bandwidth Electronics

A (Very Hand-Wavy) Introduction to. PCI-Express. Jonathan Heathcote

QuiXilica V5 Architecture

Chapter 8 OSI Physical Layer

Embedded Tech Trends 2014 Rodger H. Hosking Pentek, Inc. VPX for Rugged, Conduction-Cooled Software Radio Virtex-7 Applications

Ethernet Operation Any Service Any Port Card Application CHAPTER

Avoid Bottlenecks Using PCI Express-Based Embedded Systems

ARINC 818 on Copper The Successor to HOTLink II Video Links? A White Paper by Jon Alexander

OPENVPX COOLING SOLUTIONS. An Elma White Paper

Ethernet Services over OTN Interoperability Steps Closer to Reality

VPX Optical Interfaces Boost System Capabilities

Achieving UFS Host Throughput For System Performance

DesignCon SerDes Architectures and Applications. Dave Lewis, National Semiconductor Corporation

Outpacing VME: OpenVPX fast-tracks technologies to the front lines

Ch. 4 - WAN, Wide Area Networks

Advanced Modulation and Coding Challenges

POS on ONS Ethernet Cards

Using On-Board Optics for Networking Technology Innovation

VITA 49 enhances capabilities and interoperability for transporting SDR data

6.9. Communicating to the Outside World: Cluster Networking

LAN extensions for Instrumentation. The LXI Primer. Version 1.1

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

PXI EXPRESS SPECIFICATION TUTORIAL

POS on ONS Ethernet Cards

PXI Remote Control and System Expansion

Solving the Data Transfer Bottleneck in Digitizers

Simplifying FPGA Design with A Novel Network-on-Chip Architecture

An FPGA-Based Optical IOH Architecture for Embedded System

OFC/NFOEC 2011 Interoperability Demonstration

FPGA Solutions: Modular Architecture for Peak Performance

The hardware implementation of PXI/PXIe consists of a chassis, controller or computer interface, and peripheral cards.

SERIAL MULTI-PROTOCOL TRANSMISSION WITH THE LatticeSC FPGA

Virtex-7 FPGA Gen3 Integrated Block for PCI Express

New Approaches to Optical Packet Switching in Carrier Networks. Thomas C. McDermott Chiaro Networks Richardson, Texas

ARINC-818 TESTING FOR AVIONICS APPLICATIONS. Ken Bisson Troy Troshynski

I 2 C and SPI Protocol Triggering and Decode for Infiniium 9000A and 9000 H-Series Oscilloscopes

LXI Technical Committee Overview

Implementing RapidIO. Travis Scheckel and Sandeep Kumar. Communications Infrastructure Group, Texas Instruments

WHITE PAPER THE CASE FOR 25 AND 50 GIGABIT ETHERNET WHITE PAPER

Choosing the Right COTS Mezzanine Module

New! New! New! New! New!

SETTING UP A GB-X3 LINK FOR 2 or 3 Gbps OPERATION

LXI Day. Sponsored by

Physical Layer V What does the physical layer provide?

Software-Defined Test Fundamentals. Understanding the Architecture of Modular, High-Performance Test Systems

Network Superhighway CSCD 330. Network Programming Winter Lecture 13 Network Layer. Reading: Chapter 4

OIF CEI-56G Project Activity

Enhancing VXIbus Systems Through the Power of the Ethernet

Checking VPX Compatibility in 7 Simple Steps

1. INTRODUCTION 2. OVERVIEW

CCNA Exploration1 Chapter 7: OSI Data Link Layer

Peripheral Component Interconnect - Express

N-Port Virtualization in the Data Center

LVDS applications, testing, and performance evaluation expand.

1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7.

Introduction to Networks and the Internet

OPTIMISING NETWORKED DATA ACQUISITION FOR SMALLER CONFIGURATIONS

100G and Beyond: high-density Ethernet interconnects

CompuScope Ultra-fast waveform digitizer card for PCI bus. APPLICATIONS. We offer the widest range of

by Brian Hausauer, Chief Architect, NetEffect, Inc

LatticeSCM SPI4.2 Interoperability with PMC-Sierra PM3388

PEX8764, PCI Express Gen3 Switch, 64 Lanes, 16 Ports

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

FIBRE CHANNEL OVER ETHERNET

Homework 1. Question 1 - Layering. CSCI 1680 Computer Networks Fonseca

Data Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari

Single device test requirements for reliable CAN-Based multi-vendor networks

Using Advanced Triggering

Keysight N8843A I3CSM Protocol Trigger and Decode for Infiniium Oscilloscope. Data Sheet

1.0 INTRODUCTION. Introduction to data communication and networking 1

40GE OTN Support Consideration

Employing Multi-FPGA Debug Techniques

Trends in Data Centre

PCI Express Protocol Triggering and Decode for Infiniium 9000 Series Oscilloscopes

A DNP3 Protocol Primer

Nexus Instrumentation architectures and the new Debug Specification

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices

Version PEX Recommended only for designs migrating from PEX 8516 please use PEX 8518 for new designs

CS/ECE 217. GPU Architecture and Parallel Programming. Lecture 16: GPU within a computing system

Agilent Modern Connectivity Using USB and LAN I/O Converters

Introducing Frame Relay

New Initiatives and Technologies Brighten Embedded Software Radio

Transcription:

! AdvancedTCA Extensions for Instrumentation and Test PO Box 1016 Niwot, CO 80544-1016 (303) 652-1311 FAX (303) 652-1444 Technical Backgrounder: The Optical Data Interface Standard April 28, 2018 AXIe Consortium Contact: Bob Helsel Executive Director 303-652-1311 execdir@axiestandard.org The Optical Data Interface standard is abbreviated as ODI, and is a new high-speed interface for instrumentation and embedded systems. ODI breaks speed and distance barriers by relying on optical communication between devices, over a standard pluggable optical fiber. With speeds up to 20 GBytes/s from a single optical port, and speeds up to 80 GBytes/s through port aggregation, ODI is designed to address challenging applications in 5G communications, mil/aero systems, high-speed data acquisition, and communication research. Since the ODI standard is designed around a standard optical connector, which may be placed anywhere on a device, ODI works equally well with any product format, whether AXIe, PXI, LXI, VPX, or a traditional bench instrument design. It works equally well with embedded systems, such as those found in mil/aero applications, as it does with instrumentation. Through the standardized ports, ODI enables high-speed communications between instruments, processors, storage, and embedded devices. The name Optical Data Interface was carefully chosen. First of all, Optical refers to the transmission media- multi-mode fiber cables that connect from one device to the other. Data implies that the standard is principally aimed at data transmission, not control. Control plane communication is generally performed over a product s standard interface, such as LAN or PCI Express, to set up the optical connection, which then runs

independently until a stop event. However, ODI does allow for limited control using VITA 49 constructs. Interface refers to the concept of a pluggable port, which can be placed anywhere on a product. ODI is not an optical bus, and it not specific to backplanes at all, though ODI ports may be placed on backplanes. It is a high-speed point-to-point optical data connection. ODI in Layers ODI is best understood as a layered specification, as shown in the Figure 1 below.! Figure 1 shows the three specification layers of the ODI family of specifications. A fourth specification, ODI-A, defines an API applicable to all layers. ODI-1 defines the physical layer- how bits and bytes get from one device to another. It describes a method of transporting packets, without defining what those packets are. It has two layers itself, the optical layer and the protocol layer. The optical layer consists of 12 lanes of multi-mode fiber optics in each direction. A device that transmits data is called a producer, and a device that receives data is a consumer. There are two line rates, 12.5 Gb/s and 14.1 Gb/s. Devices that operate at the higher speed must operate at the lower speed as well, enabling upward compatibility. Multiply 12 lanes by 14.1 Gb/s, and the ODI port is capable of over 160 Gb/s in each direction, usually simplified to 20 GBytes/s. There is no requirement that data samples be packed in a byte format, and they

can be any number of bits in length. A device may transmit-only, receive-only, or both. Often, digitizers are uni-directional, while signal generators such as AWGs are bidirectional. Signal generators use flow control in the reverse direction to pace the incoming data to their precise speed, managing the data input buffer. The protocol layer is defined by the Interlaken standard, a chip-to-chip interconnect standard common in data centers, conceived by Cortina Systems and Cisco Systems. Interlaken is supported by the major FPGA suppliers, and is managed by the Interlaken Alliance. It delivers packets of data over any number of SerDes (serializer/deserializer) lanes, at any speed. The packets are not defined by Interlaken, only their boundaries as a block transfer. Interlaken manages the health and alignment of the 12 ODI lanes without interrupting data transfer. It also allows flow control from a consumer to modulate the average speed from the producer, using the reverse direction link. This may be used by an AWG (arbitrary waveform generator) to control the data delivery from a storage device. ODI-2 defines the ODI transport layer. Here, the packets transported by Interlaken are defined. ODI deploys a standard packet definition, leveraged from the VITA 49 family of standards. Packets play a critical role in ODI. They envelope the data payload which contains single channel or multi-channel sample data. Consecutive packets are sent to stream data. Data is stored as packets. Packets enable error recovery from an outage, such as could be caused by an electrostatic discharge. Packets allow port aggregation, the combining of ports to achieve proportionally higher data rates. ODI has adopted the VITA 49 family of standards for packet definition. VITA is a standards organization well known for its VME and VPX standards, common in many mil/aero embedded applications. VITA 49.2 is titled as the VITA Radio Transport specification, and is often abbreviated as VRT. VRT defines common packet formats and protocols for software defined radios. By adopting a standard that is being deployed by embedded radio systems themselves, ODI expands its applicability from test and measurement to actual operational systems. The VRT specifications have low overhead, are very general in nature, and are applicable well beyond radio communication. Any type of block data may be sent from one device to another using VRT packets. ODI-2 does two things. First, it defines standard VRT packets for block transfers, allowing a block of data to be sent between manufacturers. Consecutive VRT packets create a stream of contiguous data. VRT is very flexible, so ODI chose a subset optimized for FPGA processing.

Embedded in the mandatory packet prologue is a Stream ID, timestamps, and Class ID that identifies the data formats. Second, ODI-2 uses VRT packets to aggregate ports. For example, a four-port producer sends four nearly simultaneous VRT packets out from each port. The four-port consumer aligns the packets to aggregate the traffic. In this case, a four-port system quadruples the data bandwidth to 640 Gb/s, or 80 GBytes/s. It should be noted that ODI also supports VRT Context and Command Packets as optional capability. Context packets are used to indicate meta-data about the specific data stream, and would typically be generated by a receiving device, such as a digitizer. Parameters may include the sample rate, reference level, bandwidth, or RF or IF reference frequencies. Command Packets are similar, but used to control those same parameters within a signal generating device such as an arbitrary waveform generator. ODI allows Context Packets to act as Command Packets, so recorded data may be played back. ODI-2.1 For maximum interoperability, ODI-2.1 defines specific data formats and context packets optimized for high-speed data streaming and gate array processing. ODI-2.1 mandates 8- bit and 16-bit real and complex data transfers, and specific packing of the data into the packet s data payload. It optionally allows link-efficient packing of 9-bit to 15-bit real and complex data for maximum data throughput. Link-efficient packing packs data on the sample length boundaries (e.g. 10-bit boundaries for 10-bit data) instead of 32-bit word boundaries used for 8-bit and 16-bit data. ODI-2.1 packs multi-channel data in a round-robin manner into the data payload. The data format and the number of channels are specified in the Class ID field of the VRT packet prologue. Data is stored with the same identifiers as well. This allows both streamed data and stored data to be interpreted and processed between vendors. ODI-2.1 also supports events on a per-sample basis. This allows indicators, such as markers, triggers, or overload detection to be embedded with each sample. This is a key feature of many digitizers and AWGs, and the location and number of event bits are also determined by the Class ID. ODI-2.1 defines a standardized Context Packet optimized for FPGA processing. The combination of Reference Level and Sample Rate define the amplitude and speed of the digitized signal, and is equally applicable to oscilloscopes and AWGs as it is to RF digitizers and signal generators.

ODI-2.1 is a high-speed equivalent of VITA 49A, which chose a subset of VITA protocols optimized for 32-bit and 64-bit general-purpose processors and IP networks. ODI-2.1 focuses on 8-bit to 16-bit real and complex data, easily manipulated by FPGAs. However, the ODI-2.1 standard chose Class ID values to closely mimic VITA 49A values. This essentially allows any VITA 49A data format definition to be transported by ODI.

! ODI-A ODI-A defines a common API (Application Programming Interface) for ODI devices used in test and measurement applications. ODI-A describes interfaces for.net, C, and SCPI programming environments. The.NET interface is also designed to be a pattern for modern C++ environments. ODI-A includes examples created by Pacific MindWorks Nimbus Driver Studio for a hypothetical ODI instrument. ODI-A is partitioned into three sections: ODI Port Control, Producer Stream Control, and Consumer Stream Control. The ODI Port Control API is common to all devices and provides methods to report capabilities, configure, and initialize the optical link. Producer and Consumer Stream Control APIs are used to configure Producer and Consumer streams respectively. ODI Implementation Another way to view ODI is the implementation shown in Figure 2 below. Figure 2 shows the basic components of an ODI link as data is sent from the producer to the consumer. Figure 2 puts everything together. It is easiest to analyze the figure from the middle out, starting with the optical link. Each device has a MPO (Multi-fiber Push On) connector, which houses two rows of 12 fibers each. The top row is for transmit functions, and the bottom half is for receive functions. The standard ODI cable is a 24-fiber crossover cable, which automatically

connects transmitters to receivers. Uni-directional devices connect their internal fibers to either the optical transmitters or receivers, depending which type of device they are. Bidirectional devices connect to both. Samtec Firefly optical engines meet the ODI specifications, but so do any optics that meet 802.3ba optical levels and the specified line rates. The optical E/Os and O/Es (electrical-to optical converters and optical-to-electrical converters) are then connected to the SerDes lines of the respective FPGAs. The Interlaken IP manages the 12 SerDes in each direction, and sends and receives packet data. The reverse path may be used for flow control. Interlaken IP is available from the major FPGA vendors, such as Intel/Altera and Xilinx. VITA 49 functionality, specified in ODI-2 and ODI-2.1, is chosen and implemented by the device manufacturer. For an instrument, this is typically chosen to match the resolution, number of channels, and data rate of the device. Not all devices need significant packet insight to perform their operations. Storage devices, for example, can store or source data without knowledge of the meaning of the data. Future As technologies change, standards must adapt. It is the intent of the ODI standard to follow the speed curves of FPGAs and optical devices. The ODI Technical Committee has examined future optical trends and published the speed roadmap below.! Figure 3 shows today s speeds, defined by the ODI-1 standard. As optical speeds increase, ODI will follow the speed curves. Figure 3 shows the data speeds available from today s ODI specification. ODI-1 defines the per-port speed, while ODI-2 uses port aggregation to multiply the ODI-1 speed by the number of aggregated ports.

Two speeds were chosen in ODI-1. 12.5 Gb/s FPGAs and their bundled Interlaken solutions offer an economical alternative if per port rates don t exceed 17.3 GBytes/s. For instruments requiring the full 20 GBytes/s throughput, 14.1 GBytes/s is available. Higher speed devices must support the slower rates as well (if their devices are functional at the lower speed), delivering backwards compatibility. This same compatibility requirement will be used going forward as optical devices double their speed to 28 Gb/s, supporting the 12.5 Gb/s and 14.1 Gb/s line rates. At least through 28 Gb/s, the port definition of the two 12-row MPO connector and the optical cable remain the same, though distances will shrink somewhat from the current 100-meter cable length limit. Twelve lanes are the most cost-effective solution today, and a 12-lane port is easy to implement even if the industry transitions to 4 lane and 8-lane optics in the future. Interlaken IP supports 12-lane and 24-lane transmission, allowing another option for increased pre-port speed. Summary ODI leverages standards and technologies available today, and has a roadmap for the future. It is equally applicable to embedded systems as it is to test and measurement. ###