PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing
|
|
- Louise Quinn
- 6 years ago
- Views:
Transcription
1 Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different systems. This document describes testing to verify transmitter compliance with the PCI Express Card Electromechanical Specifications Revision 1.0a [i] and Revision 1.1 [ii], and highlights three important areas in compliance testing: Accurate views for de-emphasis measurements Edge density requirements for clock recovery The speed of making mask tests Table of Contents Introduction...2 Measuring De-Emphasis...3 Clock Recovery Function...4 PC Power Supply...4 PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Procedure...5 Transmitter Compliance Testing Example...7 Summary...13 Appendix A: Using External 100 MHz Clock to Remove Intrinsic Jitter...13 Appendix B: Analyzing Jitter...14 References...15
2 2 Introduction PCI Express is an I/O interconnect bus standard that expands on the original PCI computer bus. It is based on a much faster serial communications system than the traditional PCI parallel data bus. PCI Express is a two-way, serial connection that carries data in packets along two pairs of point-to-point data lanes. PCI Express add-in cards plug into a connector on a backplane or system board and are mounted in a chassis slot. PCI Express Gen1 cards support a data rate of 2.5 Gb/s; Gen2 supports both 2.5 Gb/s and 5.0 Gb/s data rates. Compliance testing to the Revision 1.0a and Revision 1.1 specifications is currently being done. The latest specification information for add-in cards is contained in the PCI Express Card Electromechanical Specification, which is a companion for the PCI Express Base Specification. Testing PCI Express Gen1 Add-In Card Transmitters (Figure 1) requires jitter analysis and mask testing of both the transition bit and the de-emphasis bit. De-emphasis is used to reduce intersymbol interference and improve data integrity, and is required in transmitters for add-in cards 1. Eye diagram measurements for Revision 1.0a testing require measurements to be made over any 250 consecutive Unit Intervals (UIs) 2. When testing to the 1.1 specification, however, the sample size requirement increases to 1 billion UIs 3. Traditional real-time oscilloscopes can verify compliance for the 1.0a specification by capturing the data quickly and then using a post-processing program to determine whether the specifications have been met. This process becomes more difficult and time consuming with the sample size requirement of the 1.1 specification. Figure 1. PCI Express Gen1 add-in card This paper describes the various tests required for PCI Express add-in card transmitter path compliance through a practical example using SyntheSys Research s BERTScope. The BERTScope displays the measurements on the screen, visually showing PASS/FAIL compliance results without post-processing. Mask tests can be performed in less than one second (including processing time). This equipment can also generate jitter for receiver testing (not covered in this paper). 1 PCI Express CEM Specification 1.0a and 1.1, section PCI Express CEM Specification 1.0a, section PCI Express CEM Specification 1.1, section 4.7.1
3 3 Measuring De-Emphasis De-emphasis must be implemented when multiple bits of the same polarity are output in succession. Bits following a transition bit are driven at a differential voltage level below the first bit (see Figure 2) 4. Figure 2. Transmit parameters showing de-emphasis with a single polarity and with an eye diagram De-emphasis is calculated by: VTX-DE-RATIO = 20LOG10(VTX-DIFF-PP/VTX-DE-EMPH-PP), as shown in Figure 2. The eye height of the transition bit is larger than the subsequent bits. The specifications account for this with a different mask for transition bits and non-transition bits. For a transmitter to meet the specifications, it must pass both eye mask tests. It is therefore important that the transition bit eye and the non-transition bit eye be easily distinguished from each other on the display. 4 PCI Express 2.0 Base Specification, section
4 4 Clock Recovery Function The PCI Express Base Specification Revision 1.0a [iv] and Revision 1.1 [v] require compliance measurements to be made using a clock recovery function. The Clock Recovery must be set to: 1.5 MHz Bandwidth 50% Edge Density 1 st order, which means 0 db Peaking The clock recovery settings shall remain unchanged, using the above values even if the edge density of the real data deviates from the nominal 50%. If a clock recovery function that tracked the real data s edge density was used, the resulting measurements would be incorrect. The errors would be caused by the difference in the loop bandwidths. In the example that follows, the SyntheSys Research BERTScope CR can be set to either fixed edge density or tracking. The default setting is fixed edge density, as per all current standards that we are aware of. PC Power Supply The PCI Express Compliance Base Board requires a power supply for operation. A common method of powering the test board is to use a power supply from a PC. A quick practical note is that some PC power supplies are equipped with load-sensing capabilities, such that if insufficient current is being drawn from the supply, it will shut down. Since most add-in cards draw very little current, an additional load must be connected to the supply for the supply to turn on properly. The example in this document uses a disk drive for this purpose.
5 5 PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Procedure Transmitter testing of a PCI Express Gen1 card can be done quickly using the following procedure. All specifications are referenced from Section 4.6 of the PCI Express Card Electromechanical Specifications, Revision 1.0a [i] and Revision 1.1 [ii]. Figure 3. PCI Express Gen 1 add-in card transmitter testing flowchart
6 6 Figure 4. Calibration phase block diagram Figure 5. Test phase block diagram
7 7 Transmitter Compliance Testing Example Stepping through the flowchart in Figure 3, an example transmitter test of a Gen1 PCI Express add-in card using a SyntheSys Research BERTScope is shown in Table 1 (following). The general test setup is shown in Figure 6. Figure 6. Basic test setup showing the main elements
8 8 Cable Considerations Cable quality can affect measurement accuracy. High quality, matched, RF cables should be used for the data connections. The clock cable must be tuned to the length of the RF cables to properly align the data and clock. This is especially important when SSC is employed. Refer to The Anatomy of Clock Recovery, Part 2 5 for additional information. The SyntheSys Research BERTScope CR has an option to provide the matched set of cables. Table 1. Task Step by step illustrations of a sample PCI Express add-in card transmitter compliance test Step 1: Set up clock recovery Select the PCI Express Standard labeled PCIe-1 (1.5) on the CR (all parameters will be automatically set from this standard selection, including 1.5 MHz Loop Bandwidth, 50% edge density, and 0 db peaking ) Assure the sub-rate is turned on and set to 1 (the default value) Set the Phase Error limit to 90% (default value is 50% but the 90% setting will allow you to measure easily on DUTs with large jitter) Explanation/Results Selecting the correct PCI Express standard will automatically set all the necessary parameters on the Clock Recovery instrument. Step 2a: Determine insertion loss Set amplitude on BERTScope to 800 mv p-p (400 mv differential) Set data rate to 2.5 Gb/s Set pattern to 1100 Display Eye Diagram and measure amplitude Calculate percent difference between set amplitude and received amplitude Using the block diagram in Figure 4 as a guide, connect the BERTScope and BERTScope CR. The BERTScope s Pattern Generator is used to create a data pattern (in place of the PCI Express add-in card) in order to measure the insertion loss of the system. 5 The Anatomy of Clock Recovery, Part 2, sections 11 & 13.
9 9 Task Explanation/Results Insertion loss caused by cables is: 1 (measured amplitude)/(set amplitude) = 681.6/ = 0.15 = 15% loss Step 2b: Adjust the mask amplitude for the insertion loss of the system Reduce the eye mask amplitude by the insertion loss Step 3: Configure setup for testing Losses caused by cables in the test system should not cause a device to fail a mask test. Therefore, use the percentage calculated above to adjust the eye mask amplitude, in this example by 15%, so that devices do not fail unnecessarily. Adjustment is done in the Mask Test view under Eye Setup. Refer back to Figure 5 to configure the equipment for testing. The Pattern Generator on the BERTScope is disconnected and the PCI Express add-in card is connected, providing the data stream to the BERTScope Clock Recovery instrument.
10 10 Task Step 4: Measure mask of de-emphasized bit Set the depth to 2000 Mask must be centered with respect to the jitter median (this example uses mask CEM 1.02_Add_In_Card_TX Compliance Mask_TX_A_d_360mV ) Explanation/Results The specification requires that the mask be tested over at least 250 consecutive TX UIs. This is to ensure that all combinations of the compliance pattern are at least tested several times. The specification actually requires the mask to be met over any 250 consecutive UIs. In this example using the BERTScope, 2000 UIs are tested within one second, providing eight times the required depth. The mask remains green, showing no failures for the 2000 waveforms. This simple test verifies VTXA_d, T TXA, and JTXA-MEDIAN-to-MAX-JITTER from the PCI Express Card Electromechanical Specification (section 4.7.1) for the deemphasized bit. The number of waveforms can be increased to verify compliance to a greater depth.
11 11 Task Step 5: Measure Q-factor of de-emphasized bit De-emphasis voltage measurements are referenced to the center of each UI. Set markers at the center of the bit and then measure Q-factor at the markers Add the mean numbers to get the amplitude of the deemphasized bit (this becomes the numerator when calculating de-emphasis) Step 6: Measure mask of transition bit Set clock recovery to sub-rate of 5 Turn on the mask and move it to the correct bit Assure the depth is still set to 2000 Mask must be centered with respect to the jitter median (this example uses mask CEM 1.02_Add_In_Card_TX Compliance Mask_TX_A_514mV ) Explanation/Results Amplitude = = 545 mv For an 8b/10b signal, setting the sub-rate to five will allow the first five bits to be displayed, and then the next five bits to be overlaid on top of the first set. From the display, the transition bit can be easily seen. The mask is positioned in the transition bit. The mask remains green if no failures occur. This simple test verifies VTXA, TTXA, and JTXA-MEDIAN-to-MAX-JITTER from the PCI Express Card Electromechanical Specification (section 4.7.1) for the transition bit. The number of waveforms can be increased to verify compliance to a greater depth.
12 12 Task Step 7: Measure Q-factor of transition bit De-emphasis voltage measurements are referenced to the center of each UI. Set markers at the center of the bit and then measure Q-factor at the markers Add the mean numbers to get the amplitude of the transition bit (this becomes the denominator when calculating de-emphasis) Step 8: Calculate de-emphasis Divide the amplitude calculated for the de-emphasized bit in Step 4 by the amplitude calculated for the transition bit in Step 6. This is the de-emphasis and must be between 3.0 db and 4.0 db Step 9: View Unit Interval and Data Rate The eye diagram view displays various measurements Explanation/Results Amplitude = = 638 mv De-emphasis = 545/638 = = 1.37 db Since the specification calls for 3.0 db to 4.0 db of de-emphasis, this add-in card would fail the test. From the eye diagram, other information is available. Shown here are the Data Unit Interval and the Data Rate.
13 13 Summary Using the PCI Express Card Electromechanical Specifications Revision 1.0a and Revision 1.1 documents, we have looked at a process for measuring the transmitter characteristics of a PCI Express Gen1 Add-in Card Transmitter. Using the SyntheSys Research BERTScope and BERTScope CR: Measurements of the transmitter eye mask were performed quickly, with the ability to measure to a depth of in seconds. Clock Recovery Function was properly implemented. De-emphasis was easily and accurately calculated using Q-factor. The methods shown here have been used successfully to test devices at Compliance Workshops. Appendix A: Using External 100 MHz Clock to Remove Intrinsic Jitter Using a low-noise external 100 MHz clock in place of the internal clock on the Compliance Base Board allows you to see the jitter on the add-card without jitter caused by the test board clock. The SyntheSys Research BERTScope is capable of supplying such a clock. Follow these steps to configure the test setup for an external 100 MHz clock: 1. Modify the Compliance Base Board to accept an external clock (refer to the Base Board manufacturer for details). 2. Using high quality, matched RF cables, connect the SyntheSys Research BERTScope and BERTScope CR as shown graphically in Figure 7. Figure 7. Measurement setup using an external 100 MHz clock 3. On the BERTScope: a. Set the synthesizer to 0.1 GHz. b. Set Clock Out Amplitude to 800 mv. c. Set Clock Out Offset to 400 mv. d. Assure that Clk+ and Clk are linked. e. Assure that all stresses are turned off.
14 14 Appendix B: Analyzing Jitter The different specification versions for PCI Express have different jitter requirements. In version 1.1, jitter is specified to an equivalent depth of 10-6 and To conveniently obtain these different jitter values and to better understand the device s jitter margins, it is possible to use the BERTScope s jitter analysis. The Jitter Peak measurement (Figure 8) measures the jitter present on the input, and separates the jitter components present on the signal in the way described by MJSQ [vii]. Figure 8. Jitter Peak Screen Peak-to-Peak Jitter is given by the Total Jitter (TJ) number, which by default displays the value for depth. By clicking on the purple area, it is possible to configure the measurement for other depths, such as 10-6 using a touchscreen keypad (Figure 9). Alternatively, the raw measurements may be exported for further calculation or modeling (Figure 10). Figure 9. Jitter Peak measurement configuration screen
15 15 Figure 10. Jitter Peak raw data table References [i] PCI Express Card Electromechanical Specification, Revision 1.0a, April 15, Downloadable at (membership required). [ii] [iii] [iv] [v] [vi] [vii] PCI Express Card Electromechanical Specification, Revision 1.1, March 28, Downloadable at (membership required). PCI Express 2.0 Base Specification, Revision 0.9, August 8, Downloadable at (membership required). PCI Express Base Specification, Revision 1.0a, April 15, Downloadable at (membership required). PCI Express Base Specification, Revision 1.1, March 28, Downloadable at (membership required). The Anatomy of Clock Recovery, Part 2, SR-TN059, March Downloadable at MJSQ: Methodologies for Jitter and Signal Quality Specifications is a document written as part of the INCITS project T Rev 14, 9 th June Copyright 2006 SyntheSys Research, Inc. All rights reserved.
Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes
Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationSerial ATA Gen2 Jitter Tolerance Testing
Serial ATA Gen2 Jitter Tolerance Testing Abstract Guy Foster SyntheSys Research, Inc. February 21, 2006 SR-TN054 Serial ATA [i] is an increasingly common serial bus technology aimed at disk drive applications.
More informationPCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing
PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and Series 70000
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationPCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1
PCI Express TM Architecture PHY Electrical Test Considerations Revision 1.1 February 2007 i PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.1 REVISION REVISION HISTORY DATE 1.0 Initial Release. 4/26/2004
More informationRT-Eye PCI Express Compliance Module Methods of Implementation (MOI)
Technical Reference RT-Eye PCI Express Compliance Module Methods of Implementation (MOI) 071-2041-00 www.tektronix.com Copyright Tektronix. All rights reserved. Licensed software products are owned by
More information5 GT/s and 8 GT/s PCIe Compared
5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking
More informationAgilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes
Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or 80000 Series Oscilloscopes Data Sheet Verify and debug your PCI Express designs
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationSerial ATA International Organization
SyntheSys Research, Inc. Serial ATA International Organization Version 1.0 June 4, 2009 Serial ATA Interoperability Program Revision 1.4 SyntheSys Research, Inc. MOI for RSG Tests (using BERTScope 7500B
More informationUSB 3.0 Receiver Compliance Testing
USB 3.0 Receiver Compliance Testing Methods of Implementation Using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B Digital De-Emphasis Processor, Instrument Switch, and DSA/DSO/MSO71254B
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent
More informationAgilent N5393B PCI Express Automated Test Application
Agilent N5393B PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2009 No part of this manual may be reproduced
More informationAgilent N5393C PCI Express Automated Test Application
Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2010 No part of this manual may be reproduced
More informationTechnical Reference. Version 4.8. DPOJET Opt. PCE, PCE3, PCE4 PCI Express Measurements & Setup Library
Technical Reference DPOJET Opt. PCE, PCE3, PCE4 PCI Express Measurements & Setup Library Methods of Implementation (MOI) for Verification, Debug and Characterization Version 4.8 077-0267-01 www.tek.com
More informationPCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite
Freescale Semiconductor Document Number: AN4784 Rev. 0, 10/2013 PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite This document provides a description of procedures, tools, and criteria
More informationTektronix Innovation Forum
Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda
More informationPCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair
PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair Copyright 2015, PCI-SIG, All Rights Reserved 1 Agenda PCIe Compliance Program Status PCIe Compliance Process Compliance Test
More informationN1014A SFF-8431 (SFP+)
DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationVirtex-6 FPGA GTX Transceiver Characterization Report
Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation
More informationPCI Express Rx-Tx-Protocol Solutions
PCI Express Rx-Tx-Protocol Solutions Customer Presentation December 13, 2013 Agenda PCIe Gen4 Update PCIe Gen3 Overview PCIe Gen3 Tx Solutions Tx Demo PCIe Gen3 Rx Solutions Rx Demo PCIe Gen3 Protocol
More informationAgilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief
Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI
More informationPCI Express Signal Quality Test Methodology
PCI Express Signal Quality Test Methodology Users Guide LeCroy SDA 6000 October 2003 Revision 0.7 Document Number: XXXX DISCLAIMER OF WARRANTIES THIS SPECIFICATION IS PROVIDED AS IS AND WITH NO WARRANTIES
More informationSerial ATA International Organization
SyntheSys Research, Inc. Serial ATA International Organization Version 1.0 July 26, 2007 Serial ATA Interoperability Program Revision 1.1 SyntheSys Research, Inc. MOI, Method of Implementation, for PHY
More informationR&S RTO-K81, R&S RTP-K81 PCIe Compliance Test Test Procedures
PCIe Compliance Test Test Procedures (=QFñ2) 1333229902 Test Procedures Version 03 This manual describes the PCIe compliance test procedures with the following options: R&S RTO-K81 (1326.0920.02) - PCIe
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationPCI Express 4.0 Test Solution
PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully
More informationKeysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance
Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance For Infiniium Oscilloscopes Data Sheet 02 Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationSerial ATA International Organization
SyntheSys Research, Inc. Serial ATA International Organization Version 1.0 June 3, 2010 Serial ATA Interoperability Program Revision 1.3 SyntheSys Research, Inc. MOI for PHY, TSG & OOB Tests (using BERTScope
More informationAchieving PCI Express Compliance Faster
Achieving PCI Express Compliance Faster Agenda PCIe Overview including what s new with Gen4 PCIe Transmitter Testing PCIe Receiver Testing Intro to Tektronix s PCIe Tx and Rx Test Solution PCIe Market
More informationCost Effective Solution for Receiver Characterization
12.5 Gb/s Programmable Pattern Generator Cost Effective Solution for Receiver Characterization Product Highlights 24Mb pattern memory supports virtually any pattern Integrated two tap de-emphasis Fully
More informationDigital Pre-emphasis Processor BERTScope DPP Series Datasheet
Digital Pre-emphasis Processor BERTScope DPP Series Datasheet Overview The DPP125C is a nonlinear signal conditioner capable of adding controllable amounts of pre-emphasis to a signal. It takes in single-ended
More informationQPHY-PCIE (Gen1 and Gen2) Operator s Manual
QPHY-PCIE (Gen1 and Gen2) Operator s Manual Revision B November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845)
More informationPCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
More informationAdvanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
More informationPCI Express Transmitter Compliance and Debug
PCI Express Transmitter Compliance and Debug PCE3 Datasheet Features & Benefits PCIe Test Support: Supports Compliance and Validation of PCIe Gen1/2/3 Interfaces based on PCIe Base and CEM Specifications
More informationVirtex-5 FPGA RocketIO GTX Transceiver Characterization Report
Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report PCI Express 2.0 (5.0 Gb/s) Electrical Gb/s) Standard Electrical Standard [optional] [optional] Xilinx is disclosing this user guide, manual,
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationDigital Pre-emphasis Processor BERTScope DPP Series Datasheet
Digital Pre-emphasis Processor BERTScope DPP Series Datasheet New microcontroller to provide more processing power RS-232 interface enhancement to speed up PCIe receiver equalization link training BERTScope
More informationDisplayPort Testing Challenges
DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview
More informationPCI Express Electrical Basics
PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification
More informationAnalyzing Digital Jitter and its Components
2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview
More informationN5393C PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes
N5393C PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes Data Sheet Table of Contents Features...3 Benefits...4 Easy Test Definition...5 PCI Express 3.0...6 Configurability and Guided Connections....7
More informationKeysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software
Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software For Infiniium Oscilloscopes Data Sheet 02 Keysight N6468A SFP+ Electrical Performance Validation and Conformance
More informationPCI Express Application Software
PCI Express Application Software PCE3 and PCE Data Sheet PCE (Supports Gen 1/2) PCI Express 1.0 and 2.0 Characterization, Debug, and Compliance Testing Automated Measurements for PCI Express 1.x and 2.0
More informationKeysight N5393D PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes. Data Sheet
Keysight N5393D PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes Data Sheet 02 Keysight N5393D PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes - Data Sheet Table of Contents Features...
More informationWAVECREST Corporation. PCI Express Measurements with the WAVECREST SIA Application Note No REV A
WAVECREST Corporation PCI Express Measurements with the WAVECREST SIA-3000 Application Note No. 141 This page intentionally left blank. WAVECREST Corporation continually engages in research related to
More informationCOMPLIANCE STATEMENT
COMPLIANCE STATEMENT Specification Specification name: PCIE-BASE-REV4.-CC-REFCLK Specification title: Common-clock Refclk Evaluation for PCIe v4. BASE (v1.) Specification owner: JitterLabs Device Under
More informationHigh-speed I/O test: The ATE paradigm must change
High-speed I/O test: The ATE paradigm must change 2005 VLSI Test Symposium Session 4C Burnie West May 2005 Outline The brave new world Test methodology PHY testing Functional testing ATE specifications
More informationHigh Speed Interconnect Tester Users Guide
High Speed Interconnect Tester Users Guide Version 1.4 10/20/2011 i. Revision History Revision Date Description V1.0 4/4/11 Initial Version V1.1 5/3/11 Change Pre-Emphasis to -15 to 15, added log file
More informationCompliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK
Compliance test method and detailed spec for -USB3.0 Tektronix Korea YJ.PARK Differences from USB2.0 High-Speed 480MT/s No-SSC 2 wires for signaling Tx and Rx use the same wire 1 bi-directional link DC
More informationBSXUSB31 & BSXPCIE4CEM Receiver Testing Applications Instructions
xx ZZZ BSXUSB31 & BSXPCIE4CEM Receiver Testing Applications Instructions *P077136501* 077-1365-01 xx ZZZ BSXUSB31 & BSXPCIE4CEM Receiver Testing Applications Instructions Register now! Click the following
More informationPCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments
Copyright 2005, PCI-SIG, All Rights Reserved 1 PCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments Copyright 2005, PCI-SIG, All Rights Reserved 2 Agenda Overview of CompactPCI
More informationAgilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes
Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter
More informationPCIe 2.0 Compliance Test
M1 OSCILLOSCOPE TOOLS by ASA Corp. PCIe 2.0 Compliance Test Data Sheet 1 Description...1 2 General Comments...1 3 System Requirements...1 3.1 Hardware and OS...2 3.2 M1 Version...2 3.3 Oscilloscope Requirements...2
More informationDescribes information for this release. Describes added functions for this release. Describes bug fixes in released software version
ANRITSU CORPORATION 5-1-1 Atsugi, Kanagawa Japan MX183000A High-Speed Serial Data Test Software Release Note 16th Edition Thank you for choosing Anritsu products for your business. This release note provides
More informationUsing PEX 8648 SMA based (SI) Card
Using PEX 8648 SMA based (SI) Card White Paper Version 1.3 July 2010 Website: Technical Support: www.plxtech.com www.plxtech.com/support Copyright 2008 by PLX Technology, Inc. All Rights Reserved Version
More information40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document
40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document Last Updated: March 26, 2013 10:00am 40 and 100 Gigabit Ethernet Consortium 121 Technology
More informationHigh Speed Design Testing Solutions
High Speed Design Testing Solutions - Advanced Tools for Compliance, Characterization and Debug name title Agenda High-Speed Serial Test Challenges High-Speed Serial Test Simplified - Characterization
More informationSerial ATA International Organization
Serial ATA International Organization Revision 1.00RC2 22-June 2006 Serial ATA Interoperability Program Agilent Technologies, Inc. Method of Implementation (MOI) Document for SATA PHY, TSG & OOB Measurements
More informationSerial ATA International Organization
Serial ATA International Organization Version: 1.0RC 1-Febuarary 2007 Serial ATA Interoperability Program Revision 1.1 Agilent Technologies, Inc. Method of Implementation (MOI) Document for SATA PHY, TSG
More informationQPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004
Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,
More informationin Synchronous Ethernet Networks
Jitter and Wander Measurements in Synchronous Ethernet Networks Andreas Alpert ITSF November 2008 Agenda Introduction ti Synchronous Ethernet Ji d W d A Jitter and Wander Aspects Test Applications in SyncE
More informationKeysight N5393F/G PCI Express 4.0 (Gen4) Software for Infiniium Oscilloscopes. Data Sheet
Keysight N5393F/G PCI Express 4.0 (Gen4) Software for Infiniium Oscilloscopes Data Sheet 02 Keysight N5393F/G PCI Express 4.0 (Gen4) Software for Infiniium Oscilloscopes - Data Sheet Table of Contents
More informationQPHY-PCIE3 Operator s Manual
QPHY-PCIE3 Operator s Manual Revision B November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845) 425-2000, Fax:
More informationAN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices
AN 608: HST Jitter and BER Estimator Tool or Stratix IV GX and GT Devices July 2010 AN-608-1.0 The high-speed communication link design toolkit (HST) jitter and bit error rate (BER) estimator tool is a
More informationPCI Gen3 (8GT/s) Receiver Test
PCI Gen3 (8GT/s) Receiver Test Tektronix MOI for PCIe Gen3 (8GT/s) Receiver Jitter Tolerance Test (Add-In Card and System) using BSX Series BERTScope Bit Error Tester and BERTScope PCIE3.0 Receiver Testing
More informationDIGITAL SYSTEM. Technology Overview Nordco. All rights reserved. Rev C
DIGITAL SYSTEM Technology Overview Rev C 01-05-2016 Insert Full Frame Product Picture Here 2015 KEY FEATURES DIGITAL PROCESSING SYSTEM FOR INDUSTRIAL & TONNE UE SYSTEM DIGITAL PROCESSING SYSTEM FOR MICRO
More informationKeysight M8070A System Software for M8000 Series of BER Test Solutions
Keysight M8070A System Software for M8000 Series of BER Test Solutions Release Notes The M8070A system software for the M8000 Series of BER Test Solutions is required to control M8041A, M8051A and M8061A.
More informationReference. Menu Overview. Functions Common to Generator (TX) and Analyzer (RX) AC Power. Selecting 115 VAC or 230 VAC Operation
Menu Overview A wide range of "auxiliary" setup functions is provided in the GB1400 Generator and Analyzer Menu systems. To enter the Generator or Analyzer Menu system, simply press the instrument's F1
More informationEnabling MIPI Physical Layer Test
Enabling MIPI Physical Layer Test High Speed Test and Characterization High Speed Digital Test The Explosion of Functions within Mobile Devices Multiple RF functions GPS Bluetooth WCDMA GSM WLAN FM Multiple
More informationAgilent N5410A Fibre Channel Automated Test Application
Agilent N5410A Fibre Channel Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2005 No part of this manual may be reproduced
More informationCharacterizing Your PLL-based Designs To Manage System Jitter. Agilent Technologies
Characterizing Your PLL-based Designs To Manage System Jitter Rob Sleigh Greg D. Le Cheminant Agilent Technologies Copyright 2008 Agilent Technologies Page 1 Outline A review of digital communications
More informationAgilent Technologies E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software for Infiniium Oscilloscopes
Agilent Technologies E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software for Infiniium Oscilloscopes Data Sheet The Agilent Technologies High- Speed Serial Data Analysis (SDA) software
More informationPCI Express Transmitter Compliance and Debug
PCI Express Transmitter Compliance and Debug DPO/MSO70000 Series Option PCE3 Datasheet Tektronix Option PCE3 TekExpress PCI Express DUT setup Features & benefits PCIe test support: Supports compliance
More informationUSB Type-C Active Cable ECN
USB Type-C Active Cable ECN Christine Krause Active Cable WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25, 2017 1 Introduction Scope Requirements for active
More informationUSB 3.0 Receiver Compliance Testing. Application Note
USB 3.0 Receiver Compliance Testing Application Note Application Note Contents Abstract...3 Introduction...3 USB 3.0 Devices and Connectors...4 USB 3.0 Receiver Testing...5 Stressed Eye Calibration...6
More informationLeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY Tel: (845) , Fax: (845) Internet:
SDA-SAS Software Option Rev 1.1 Featuring LeCroy s Based on Clause 5 PHY Layer Tests from UNH-IOL Operator s Manual April 2006 LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY 10977 6499 Tel:
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationPCI Express Transmitter Compliance and Debug DPO/MSO Series Option PCE3 Datasheet
PCI Express Transmitter Compliance and Debug DPO/MSO Series Option PCE3 Datasheet Automated DUT control. Automatically control the DUT and step it through the various supported speeds and presets necessary
More informationCR0031 Characterization Report RTG4 Characterization Report For PCIe
CR0031 Characterization Report RTG4 Characterization Report For PCIe Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949)
More informationMaster your next PCIe test PCI Express J-BERT M8020A High-Performance BERT. Application Brief
Master your next PCIe test PCI Express J-BERT M8020A High-Performance BERT Application Brief Table of Contents Revision History 3 Disclaimer 3 1 Introduction 4 2 PCI Express Specifications 4 3 PCI Express
More informationGIGABIT ETHERNET CONSORTIUM
GIGABIT ETHERNET CONSORTIUM Clause 38 Optical PMD Test Suite Version 0.7 Technical Document Last Updated: August 19, 2008 11:30 AM Gigabit Ethernet Consortium 121 Technology Drive, Suite 2 Durham, NH 03824
More informationHigh-Speed Jitter Testing of XFP Transceivers
White Paper High-Speed Jitter Testing of XFP Transceivers By Andreas Alpert Abstract Jitter is a key performance factor in high-speed digital transmission systems, such as synchronous optical networks/synchronous
More informationThe Fast Track to PCIe 5.0
WHITE PAPER The Fast Track to PCIe 5.0 Doubling the Throughput of PCIe 4.0 to 32 GT/s Data center operators need to embrace next-generation technologies to support the response times and high bandwidth
More informationLVDS applications, testing, and performance evaluation expand.
Stephen Kempainen, National Semiconductor Low Voltage Differential Signaling (LVDS), Part 2 LVDS applications, testing, and performance evaluation expand. Buses and Backplanes D Multi-drop D LVDS is a
More informationPCIe Electromechanical Updates Yun Ling Intel Corporation
PCIe Electromechanical Updates Yun Ling Intel Corporation * Third party marks and brands are the property of their respective owners. Agenda 225/300 Watt High Power CEM Spec Overview System Volumetric
More informationAgilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes
Agilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes Data Sheet Table of Contents Features...3 Benefits... 4 Easy
More informationAgilent N5394A DVI Electrical Performance Validation and Compliance Software
Agilent N5394A DVI Electrical Performance Validation and Compliance Software Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2008 No part of this
More informationSONET OC-12 JITTER MEASUREMENT
SONET OC-12 JITTER MEASUREMENT JITTER GENERATION Jitter Generation Definition Bellcore TR-NWT-000499 (Issue 4), section 7.3.3 "Jitter generation is the process whereby jitter appears at the output port
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationSAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)
SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection
More informationPCI Express 3.0 Testing Approaches for PHY and Protocol Layers
PCI Express 3.0 Testing Approaches for PHY and Protocol Layers Agenda Introduction to PCI Express 3.0 Trends and Challenges Physical Layer Testing Overview Transmitter Design & Validation Transmitter Compliance
More informationDensiShield Cable Assembly. InfiniBand Standard CX4 Standard
DensiShield Cable Assembly InfiniBand Standard CX4 Standard SI-2008-06-001 Revision 1 August-21-2008 Introduction The purpose of these tests was to show compliance of FCI s 26 AWG DensiShield cable assemblies
More informationKeysight N4880A Reference Clock Multiplier
Keysight Reference Clock Multiplier Achieve Accurate and Simplified Receiver Test for PCI Express, SD UHS-II Host and MIPI M-PHY Devices Data Sheet Multiply reference clocks from 19.2 to 100 MHz to provide
More informationN6468A SFP+ Electrical Performance Validation and Conformance Software
N6468A SFP+ Electrical Performance Validation and Conformance Software For Infiniium Oscilloscopes Data Sheet Features The N6468A SFP+ Ethernet electrical test software has several features to simplify
More information16-Bit, 12-Channel, 2-MSPS PMC Analog Input/Output Board
66-16AISS8AO4 16-Bit, 12-Channel, 2-MSPS PMC Analog Input/Output Board With Eight Simultaneously Sampled Analog Inputs, Four Analog Outputs, and Input Sampling Rates to 2.0 MSPS per channel Available in
More information