Philadelphia University Department of Computer Science. By Dareen Hamoudeh

Similar documents
Computer Architecture: Part III. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

REGISTER TRANSFER LANGUAGE

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital

Computer Architecture

Register Transfer and Micro-operations

Computer Systems Organization

Computer Organization

UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Microprocessors/Microcontrollers

Memory System Design. Outline

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.

STRUCTURE OF DESKTOP COMPUTERS

University of Technology

Computer Organization

Combinational and sequential circuits (learned in Chapters 1 and 2) can be used to create simple digital systems.

CHAPTER 4: Register Transfer Language and Microoperations

Chapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University

Microcomputer Architecture and Programming

machine cycle, the CPU: (a) Fetches an instruction, (b) Decodes the instruction, (c) Executes the instruction, and (d) Stores the result.


REGISTER TRANSFER AND MICROOPERATIONS

Scheme G. Sample Test Paper-I

REGISTER TRANSFER AND MICROOPERATIONS

CHAPTER SIX BASIC COMPUTER ORGANIZATION AND DESIGN

For Example: P: LOAD 5 R0. The command given here is used to load a data 5 to the register R0.

Reference Sheet for C112 Hardware

Unit II Basic Computer Organization

Altera FLEX 8000 Block Diagram

Code No: R Set No. 1

(Advanced) Computer Organization & Architechture. Prof. Dr. Hasan Hüseyin BALIK (5 th Week)

COMPUTER ORGANIZATION AND ARCHITECTURE

Computer architecture Assignment 3

UNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT

Computer Architecture Programming the Basic Computer

Levels in Processor Design

Basic Processing Unit: Some Fundamental Concepts, Execution of a. Complete Instruction, Multiple Bus Organization, Hard-wired Control,

The Itanium Bit Microprocessor Report

MICROPROCESSOR MICROPROCESSOR. From the above description, we can draw the following block diagram to represent a microprocessor based system: Output

5-1 Instruction Codes

Blog -

csitnepal Unit 3 Basic Computer Organization and Design

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY

Ripple Counters. Lecture 30 1

Code No: R Set No. 1

Lecture 13: Memory and Programmable Logic

Department of Computer Science and Engineering CS6303-COMPUTER ARCHITECTURE UNIT-I OVERVIEW AND INSTRUCTIONS PART A

Architecture of 8085 microprocessor

Concept of Memory. The memory of computer is broadly categories into two categories:

CPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system.

EE 3170 Microcontroller Applications

Dec Hex Bin ORG ; ZERO. Introduction To Computing

Module 5 - CPU Design

Systems Architecture

General Purpose Programmable Peripheral Devices. Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar

Introduction to CPU Design

From Datasheets to Digital Logic. synthesizing an FPGA SPI slave from the gates

EECS 3201: Digital Logic Design Lecture 7. Ihab Amer, PhD, SMIEEE, P.Eng.

ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL. Fall 2017 Final Exam (6.00 to 8.30pm) Verilog SOLUTIONS

Chapter 3 : Control Unit

CS 2630 Computer Organization. Meeting 13: Faster arithmetic and more operations Brandon Myers University of Iowa

C.P.U Organization. Memory Unit. Central Processing Unit (C.P.U) Input-Output Processor (IOP) Figure (1) Digital Computer Block Diagram

Lecture 7. Standard ICs FPGA (Field Programmable Gate Array) VHDL (Very-high-speed integrated circuits. Hardware Description Language)

ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS

ASSIGNMENT ECE514 (COMPUTER ORGANIZATION) ASSIGNMENT NO. 3

Chapter 6 (Lect 3) Counters Continued. Unused States Ring counter. Implementing with Registers Implementing with Counter and Decoder

Mark Redekopp, All rights reserved. EE 352 Unit 8. HW Constructs

MICROPROCESSOR B.Tech. th ECE

Computer Organization (Autonomous)

IB Computer Science Topic.2-

COA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.

Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1

FSM Design Problem (10 points)

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

ELCT 501: Digital System Design

Computer Architecture: Part V. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram:

Semiconductor Memories: RAMs and ROMs

Chapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics

Memory Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Digital Circuit Design and Language. Datapath Design. Chang, Ik Joon Kyunghee University

Injntu.com Injntu.com Injntu.com R16

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

END-TERM EXAMINATION

Lecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit

UNIT:2 BASIC COMPUTER ORGANIZATION AND DESIGN

Microprocessor Architecture

CSE 141L Computer Architecture Lab Fall Lecture 3

PROBLEMS. 7.1 Why is the Wait-for-Memory-Function-Completed step needed when reading from or writing to the main memory?

Digital IP Cell 8-bit Microcontroller PE80

FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Memory memories memory

ECE 341 Midterm Exam


MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

COMPUTER SYSTEM. COMPUTER SYSTEM IB DP Computer science Standard Level ICS3U. COMPUTER SYSTEM IB DP Computer science Standard Level ICS3U

CS 31: Intro to Systems Digital Logic. Kevin Webb Swarthmore College February 3, 2015

Microprocessor Architecture. mywbut.com 1

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

Transcription:

Philadelphia University Department of Computer Science By Dareen Hamoudeh

1.REGISTERS

WHAT IS REGISTER? register is a quickly accessible location available to a computer's central processing unit (CPU). Register are used to quickly accept, store, and transfer data and instructions that are being used immediately by the CPU. Almost all computers, load data from a larger memory into registers where it is used for arithmetic operations and is manipulated or tested by machine instructions. Manipulated data is then often stored back to main memory. Processor registers are normally at the top of the memory hierarchy, and provide the fastest way to access data. A register may hold an instruction, a storage address, or any kind of data (such as a bit sequence or individual characters).

WHERE IS THE LOCATION OF REGISTERS

TYPES OF REGISTERS There are various types of Registers those are used for various purpose. Among of the some Mostly used Registers named as MAR: Memory Address Register AC : Accumulator. DR: Data Register. AR: Address Register. PC: Program counter. MDR: Memory Data Register. Index register Memory Buffer Register. http://ecomputernotes.com/fundamental/input-output-and-memory/what-is-registers-function-performed-by-registers-types-of-registers

TYPES OF REGISTERS

VIDEOS How CPU works: https://www.youtube.com/watch?v=cnn_ttxabua Inside the CPU: https://www.youtube.com/watch?v=r9glvykqy3q Inside Microchip: https://www.youtube.com/watch?v=gdqblmdkgw4

REGISTER CONSTRUCTION. Registers are normally measured by the number of bits they can hold, for example, an 8-bit register or a 32- bit register. A register is simply is: a collection of edge triggered flip-flops( each is capable to store one bit only). May have combinational gates that perform certain tasks. So, flip-flops hold the binary information, and gates control how/when new information transferred to the register. 4- bit register

4 BIT REGISTER 4 D flip-flops. 4 inputs. Clock input. Clear input. Outputs. How does it work: Clock triggers the flip-flops at the rising edge of pulses. Binary data on the inputs transferred to the flip-flops. The outputs sampled to obtain the information stored in the register. Clear input if zero all flip-flops are reset. Loading is transferring new information to the register.

REGISTER WITH PARALLEL LOAD digital systems have a master clock generator that supplies a continuous train of clock pulses. pulses are applied to all flip-flops and registers in the system. If all the bits of the register are loaded simultaneously with a common clock pulse. we say that the loading is done in parallel. A separate control signal must be used to decide which register operation will execute at each clock pulse. Can we use gates on the clock inputs??

REGISTER WITH PARALLEL LOAD inserting gates into the clock path means that logic is performed with clock pulses. The insertion of logic gates produces uneven propagation delays between the master clock and the inputs of flip-flops. To fully synchronize the system: all clock pulses must arrive at the same time anywhere in the system. Solution: to control the operation of the register with the D inputs. rather than controlling the clock in the C inputs of the flip-flops. This creates the effect of a gated clock. but without affecting the clock path of the circuit.

The additional gates implement a two channel mux whose output drives the input to the register with either the data bus or the output of the register. The load input to the register determines the action to be taken with each clock pulse. Load =1 data at the four external inputs are transferred into the register with the next positive edge of the clock (Loading). Load=0 outputs of the flip-flops are connected to their respective inputs (Hold).

SHIFT REGISTER Flip Flops connected in a way that the output of one flip flop could serve as the input of the other flip-flop, depending on the type of shift registers being created. Shift registers are basically a type of register which have the ability to transfer ( shift ) data in one or both directions.

BIDIRECTIONAL REGISTER WITH PARALLEL LOAD (UNIVERSAL SHIFT REGISTER) Construction:

UNIVERSAL SHIFT REGISTER FUNCTION TABLE

SHIFT REGISTER Toshiba TC4015BP - Dual 4-Stage Static Shift Register (with serial input/parallel output)

MEMORY UNIT A memory unit is a device to which binary information is transferred for storage and from which information is retrieved when needed for processing. When data processing takes place, information from memory is transferred to selected registers in the processing unit. Intermediate and final results obtained in the processing unit are transferred back to be stored in memory. A memory unit is a collection of cells capable of storing a large quantity of binary information.

MEMORY UNIT Memory stores binary information in groups of bits called Words. Memory Word is group of 1 s and 0 s and may represent instruction code, one or more alphanumeric character Byte is group of 8 bits. Number of bits in a word, is multiple of 8: 16-bit word contains 2 bytes. 32-bit word contains 4 bytes. Structure of memory is specified by the number of words and the number of bits in each word. Each word in memory is assigned an identification number called an address

MEMORY ADDRESS Addresses start from 0 up 2 k - I. where k is the number of address lines. Memories vary greatly in size: 1024 words = 1024 bytes= 1kilobyte needs 10 address lines (2 10 ). M = 2 20 needs 20 address lines. G = 2 30 needs 30 address lines. 64K= 2 16 (64=2 6 + k=2 10 ) 4G= 2 32

EXAMPLE (1K X 16 memory) has: 10 bits in the address (k=2 10 ) and 16 bits in each word. A word in memory is selected by its binary address. When a word is read or written, the memory operates on all 16 bits as a single unit.

SOLVE THIS 64K X 10 memory???

TYPES OF MEMORIES RAM : Random Access Memory Construction: Data input Lines Data output lines, Address selection lines, Control lines that specify the direction of transfer Operations: Write read

RAM OPERATIONS Steps of transferring a new word to be stored into memory (Write): 1. Apply the binary address of the desired word to the address lines. 2. Apply the data bits that must be stored in memory to the data input lines. 3. Activate the write input. Steps of transferring a stored word out of memory (Read): 1. Apply the binary address of the desired word to the address lines. 2. Activate the read input.

TYPES OF MEMORIES ROM: Read Only Memory m x n ROM: m: number of words. n: number of bits per word.