Figure 1: ADE Test Editor

Similar documents
Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

Cadence Tutorial C: Simulating DC and Timing Characteristics 1

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

S Exercise 1C Testing the Ring Oscillator

Experiment 0: Introduction to Cadence

PSpice with Orcad 10

Cadence Analog Circuit Tutorial

Lab 2: Functional Simulation Using. Affirma Analog Simulator

CS755 CAD TOOL TUTORIAL

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

DC Circuit Simulation

The original document link is

SOUTHERN POLYTECHNIC S. U.

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

Using PSpice to Simulate Transmission Lines K. A. Connor Summer 2000 Fields and Waves I

Simulation examples Chapter overview

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

Analog IC Simulation. Mentor Graphics 2006

Select the technology library: NCSU_TechLib_ami06, then press OK.

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

UNIVERSITY OF WATERLOO

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

Basic Analog Simulation in Cadence

Lab 1: Analysis of DC and AC circuits using PSPICE

Introduction to laboratory exercises in Digital IC Design.

EE 210 Lab Assignment #2: Intro to PSPICE

CADENCE SETUP. ECE4430-Analog IC Design

How To Plot Transconductance and Even More. By Ruida Yun

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

Lab 1: An Introduction to Cadence

Tutorial 3: Using the Waveform Viewer Introduces the basics of using the waveform viewer. Read Tutorial SIMPLIS Tutorials SIMPLIS provide a range of t

PSpice Tutorial. Physics 160 Spring 2006

ECE 331: Electronics Principles I Fall 2014

1. Working with PSpice:

LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016

Cadence Virtuoso Simulation of a pixel

EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation

EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool

Start ADS and Create an Empty Project

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

Setting up an initial ".tcshrc" file

Click on the SwCAD III shortcut created by the software installation.

Simulation with Verilog-XL

EE 330 Spring Laboratory 2: Basic Boolean Circuits

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

Virtuoso Layout Editor

The following is a procedure for extracting a layout, doing a layout vs. schematic check, and then simulating the extracted layout with Cadence.

Microelectronica. Full-Custom Design with Cadence Tutorial

Cadence IC Design Manual

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

EECS 211 CAD Tutorial. 1. Introduction

TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

Mentor Graphics VLSI CAD Tutorials

Graph based simulation tutorial

Cadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply

Alfred Sargezi & Zain Ali. AMS Group - San Jose State University ams.sjsu.edu

Analog IC Schematic Capture. Mentor Graphics 2006

Virtuoso Schematic Composer

Experiment 1 Electrical Circuits Simulation using Multisim Electronics Workbench: An Introduction

Getting Started with Orcad Lite, Release 9.2

Cadence Inverter Transistor Sizing Tutorial Cadence Inverter Ocean Introduction Cadence Inverter Corners Tutorial Cadence Inverter VerilogA Tutorial

EEC 118 Spring 2011 Lab #5 Manchester Carry-Chain Adder

Intro to Cadence. Brady Salz. ECE483 Spring 17

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Introduction to NI Multisim & Ultiboard

MENTOR GRAPHICS IC DESIGN MANUAL. Schematic & Simulation. Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun

Boise State University Digital Systems Laboratory

SCHEMATIC1 SCHEMATIC2 SCHEMATIC1 SCHEMATIC2 SCHEMATIC3 PAGE1 PAGE2 PAGE3 PAGE1 PAGE1 PAGE2 PAGE1 PAGE1 PAGE2

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

A Crash Course on Using Agilent Advanced Design System (ADS)

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

CMOS Design Lab Manual

1. INTRODUCTION. PSpice with OrCAD Capture (release 16.6 edition)

EE 140/240A - Full IC Design Flow Tutorial

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Workshop 5-1: Dynamic Link

Analog Custom Design and Testing Using OCEAN Scripting in Cadence

Creating the inv1 cell WITHOUT power pins

How to Start with Cadence ECE721 Project. Instructor: Prof. Steve Bibyk Prepared by: Golsa Ghiaasi Hafezi Spring 2005 Ohio State University

GETTING STARTED WITH ADS

Defining & Running Circuit Simulation Analyses

Introduction to Design Architect

Lund University. Department of Electroscience. CADENCE Condensed. Stefan Molund. September 2001

Design rule illustrations for the AMI C5N process can be found at:

Interpreting Data in IX1D v 3 A Tutorial

Transcription:

Due to some issues that ADE GXL simulation environment has (probably because of inappropriate setup), we will run simulations in the ADE L design environment, which includes all the necessary tools that is needed for simulating the designs given in the class assignments. This brief tutorial is similar to section 2 in Cadence Simulation Tutorial posted in the course website, except here we will use the ADE L simulation environment. 2.2 Transient Analysis 1. Start ADE L from Virtuoso Schematic Composer: Launch ADE L Figure 1: ADE Test Editor 2. The Analog Design Environment window should pup-up, where all parameters, models, paths, etc will be defined. The following settings should be set by default, however, you need to verify them to insure a valid simulation: Setup Simulator verify that spectre is selected in the drop down menu. Setup Model Libraries verify that you have /opt/soft/ncsu-cdk-1.6.0.beta/msu/allmodels.scs enabled under Global Model Files. 3. Choose a simulation type: go to Analyses Choose. For Analysis select tran and for stop time type 20n that is twenty nanoseconds. Refer to figure 2.

4. To plot the input/output response versus time ADE allows the user to select certain wires/nodes to display. Go to Outputs To Be Plotted Select on Schematic. The schematic composer is brought to front, you can now select the desired signals. NOTE: Selecting nodes e.g. red boxes will plot currents. When selected the node will be circled. Selecting wires e.g. blue lines will plot voltages. When selected the line will appear dashed. Figure 2: Transient Analysis If you accidentally clicked on a node/wire but you don't want to plot it just click on it again to remove it. We are interested in plotting the input/output voltages versus time. Therefore, select the wire connected to the positive terminal of the pulse generator then select the wire connected to the output pin. The schematic should look like figure 3. When done selecting outputs press ESC on the keyboard to return to ADE test editor. 5. Your simulation environment is ready now and it should look like figure 4. 6. Start the simulation by clicking on the green play icon or go to Simulation Run. The resulting plot should appear in front of you as shown in figure 5.

Figure 3: Select output to be plotted from schematic Figure 4: ADE L Test Editor with new settings

7. The ADE L (figure 4) environment state can be saved for future usage, to save go to Session Save State.. and enter an appropriate file name in the Save As box. 8. To load a saved environment state, hit Session Load State, then select the State Name needed to be loaded. 2.3 DC Analysis 1. To simulate the schematic design in DC mode, we will follow the same first two steps in section 2.2, and then : 2. Choose the analysis type by going to Analysis Choose, from the window that will appear select dc" and check Save DC Operating Point". Under Sweep Variable check Component Parameter" then click on Select Component". The schematic composer should show up, click on the voltage pulse generator. Finally, a small pop-up window titled Select Component Parameter" appears: Click on DC VDC DC Voltage". Both windows are shown in figure 6 below. 3. For Sweep range start at 0 volts and end at 5 volts. Make sure that the analysis is enabled then click on OK. Figure 5: Transient response with two different axis s 4. Start the simulation by clicking on the green play button. The output should look like figure 7. We need to calculate the crossing point between the input and the output. This point will be used later in AC analysis.

5. The crossing point can be either estimated using the mouse by hovering over the crossing point or calculated using Virtuoso Calculator. In the graph window go to Tools Calculator. 6. After launching the calculator look at the bottom half of the window near Special functions and look for cross". Now click on cross" you should see an integrated input box where the cursor is blinking in Signal" text box. 7. We need to type a name of a signal or select a waveform from the graph window. To select a waveform from the graph window click on Wave" in the upper half of the calculator (near Family) then go to the graph window and click on test out" (the waveform itself or the label both would work). The Signal" textbox should have wave xx()" or v(/out test?result dc-dc)". Leave the threshold and edge number and type the same then hit OK. 8. The calculator's buffer text area should have the cross() function with the proper parameters. Click on evaluate buffer as depicted in figure 8 and write down the result, we will use it later in AC analysis. You can now close the calculator and the graph window. Figure 6: (a) Choosing Analysis window to select DC and Component (b) Selection of component parameters

Figure 7: Inverter DC analysis Figure 8: Virtuoso Calculator

2.4 AC Analysis We will follow the same procedure executed in the previous two sections. The only difference here is that the test input has to be changed to an AC source. 1. Go to the schematic composer and click on the voltage pulse generator then hit q on the keyboard. The proper window should pop-up. 2. Change the Cell name from vpulse to vsin then click on apply. Now modify AC magnitude to 1, AC phase to 0, and DC offset to the crossing value we computed using the calculator in section 2.3. The proper window will look like figure 9. 3. Save the schematic, by clicking on the Check and Save icon. 4. On the left side menu add a new test. For Analysis select ac", Sweep Variable select Frequency", and Sweep range: start at 10 and stop at 1G with a sweeping type of Logarithmic and 10 points per decade. Enable it and hit OK. This is shown in figure 10. 5. Start the simulation by clicking on the play button. The simulation result should look like figure 11. Figure 9 AC input source Figure 10 AC analysis properties

6. To plot the Magnitude version of the curve in 20db or 10 db, right click on it and then select the desired plot from the upper-right drop-down menu in Virtuoso Visualization & Analysis Tool (figure 11 the box next to Label ). Similarly you can draw the phase by selecting phase from the same menu. Figure 11 AC Analysis for an inverter