There are only 16 possible 2-input gates Let s examine all of them. Some we already know, others are just silly.

Similar documents
Logic Design (Part 2) Combinational Logic Circuits (Chapter 3)

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

Digital Logic Design (3)

Boolean logic. Boolean Algebra. Introduction to Computer Yung-Yu Chuang NOT AND NOT

Lecture 7 Logic Simplification

ENEL Digital Circuits Midterm Examination

Administrivia. CSE 370 Spring 2006 Introduction to Digital Design Lecture 9: Multilevel Logic

Functional Block: Decoders

Solutions for 3824 Midterm Exam 3/4/ Truth table. A B C Z

At this point in our study of digital circuits, we have two methods for representing combinational logic: schematics and truth tables.

Abstraction of State Elements. Sequential Logic Implementation. Forms of Sequential Logic. Finite State Machine Representations

Chapter 3 working with combinational logic

Digital Fundamentals

1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4]

Student Name: University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

Lecture (05) Boolean Algebra and Logic Gates

Learning Objectives: Topic Karnaugh Maps. At the end of this topic you will be able to;

Combinational Logic Worksheet

Combinational Circuits

6. Combinational Circuits. Building Blocks. Digital Circuits. Wires. Q. What is a digital system? A. Digital: signals are 0 or 1.

2B 52 AB CA 3E A1 +29 A B C. CS120 Fall 2018 Final Prep and super secret quiz 9

Combinational Devices and Boolean Algebra

CS Spring Combinational Examples - 1

Written exam for IE1204/5 Digital Design Thursday 29/

Lecture 6: Signed Numbers & Arithmetic Circuits. BCD (Binary Coded Decimal) Points Addressed in this Lecture

Experiment 4 Boolean Functions Implementation

QUESTION BANK FOR TEST

Boolean Unit (The obvious way)

ECE 550D Fundamentals of Computer Systems and Engineering. Fall 2017

CHAPTER II SWITCH NETWORKS AND SWITCH DESIGN

211: Computer Architecture Summer 2016

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Chapter 3. Boolean Algebra and Digital Logic

CS 31: Intro to Systems Digital Logic

LAB 5 Implementing an ALU

What s a Tri-state Buffer?

COMP combinational logic 1 Jan. 18, 2016

! Replace maxterm OR gates with NOR gates! Place compensating inversion at inputs of AND gate

Chapter 2. Boolean Expressions:

Digital Circuits ECS 371

Section 001. Read this before starting! You may use one sheet of scrap paper that you will turn in with your test.

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

Combinational Circuits Digital Logic (Materials taken primarily from:

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS

Working with Combinational Logic

Topics of this Slideset. CS429: Computer Organization and Architecture. Digital Signals. Truth Tables. Logic Design

Parallel logic circuits

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Jan Rabaey Homework # 7 Solutions EECS141

Chapter 2 Part 4 Combinational Logic Circuits

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Chapter 3. Gate-Level Minimization. Outlines

Outline. EECS Components and Design Techniques for Digital Systems. Lec 11 Putting it all together Where are we now?

(Refer Slide Time 6:48)

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Identity. p ^ T p p _ F p. Idempotency. p _ p p p ^ p p. Associativity. (p _ q) _ r p _ (q _ r) (p ^ q) ^ r p ^ (q ^ r) Absorption

EECS 270 Midterm Exam

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Lecture 10: Combinational Circuits

1. Mark the correct statement(s)

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

MODULE 5 - COMBINATIONAL LOGIC

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits

Lecture 7. Summary of two-level combinational-logic. Ways of specifying circuits. Solving combinational design problems. Verilog versus VHDL

Computer Organization and Levels of Abstraction

Topic Notes: Building Memory

Building a Virtual Computer

ELCT201: DIGITAL LOGIC DESIGN

Fundamentals of Computer Systems

CS8803: Advanced Digital Design for Embedded Hardware

GC03 Boolean Algebra

9/10/2016. ECE 120: Introduction to Computing. The Domain of a Boolean Function is a Hypercube. List All Implicants for One Variable A

VLSI for Multi-Technology Systems (Spring 2003)

ELCT201: DIGITAL LOGIC DESIGN

ECE3663 Design Project: Design Review #1

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

Summary. Boolean Addition

Chapter 2. Boolean Algebra and Logic Gates

Combinational Logic & Circuits

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

IT 201 Digital System Design Module II Notes

ece5745-pla-notes.txt

Optimized Implementation of Logic Functions

CPLD Experiment 4. XOR and XNOR Gates with Applications

Digital Logic Design Exercises. Assignment 1

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

Chap-2 Boolean Algebra

structure syntax different levels of abstraction

Here is a list of lecture objectives. They are provided for you to reflect on what you are supposed to learn, rather than an introduction to this

Chapter 6. CMOS Functional Cells

Combinational Logic II

ECE COMBINATIONAL BUILDING BLOCKS - INVEST 16 READ ONLY MEMORIES

Boolean Analysis of Logic Circuits

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

University of Technology

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Experiment 3: Logic Simplification

Supplement to. Logic and Computer Design Fundamentals 4th Edition 1

Transcription:

ll the Gates There are only 6 possible 2-input gates Let s examine all of them. Some we already know, others are just silly. Do we really need all of these gates? How many of these gates can be implemented using a single MOS gate? N-FETs can only pull the ouput to, and only if one or more of their inputs is a. P-FETs can only pull the ouput to, and only if one or more of their inputs is a. Nope! Once we realize that we can describe all of them using just NOT, followed by ND, followed by OR.

omposing gates to build others Let s start with a couple of basics, ND and OR. Each can be constructed using a pair of MOS gates, ND is just NND with an inverter, and OR is just NOR with an inverted output. ND OR y These two gates are particularly important. Using them will allows us to develop a systematic approach for constructing any combinational function. 2

omposing arbitrary gates > XOR y How many different gates do we really need? We can always do it with 3 different types of gates (ND, OR, INVERT), and sometimes with 2, but, can we use fewer? The TRIK is to OR the NDs of all input combinations that generate an output of. ou don t need the OR gate if only one input combination results in a. ou need Inverters to handle input combinations involving s, NDs, and ORs. 3

One will do! NNDs and NORs are UNIVERSL! UNIVERSL gate is one that can be used to implement *N* OMINTIONL FUNTION. There are many UNIVERSL gates, but not all gates are UNIVERSL. Q: What is a OMINTIONL FUNTION? : ny function that can be written as a truth table. = = = = = = h!, but what if we want more than 2-inputs? 4

Few More Gates omposing gates for high fan-in SOP logic synthesis MUX logic 5

Stupid Gate Tricks Suppose we have some 2-input XOR gates: t pd = ns nd we want an N-input XOR: output = iff number of s input is ODD ( PRIT ) t pd = N ns -- WORST SE. an we compute an N-input XOR faster? 6

I Think That I Shall Never See a Gate Lovely as a... 2 2 2 log N 2 log N N-input TREE has O( ) levels... 2 EVER N-Input ombinational function be implemented using only 2-input gates? ut, it s handy to have gates with more than 2-inputs when needed. Signal propagation takes O( log N ) gate delays. 7

systematic Design pproach Truth Table ) Write the functional spec as a truth table 2) Write down a oolean expression for every in the output = (! &&! && ) (! && && ) ( && &&!) ( && && ) 3) Wire up the ideal gates, replace them with equivalent realizable gates, call it a day, and go home! -it s systematic! -it works! -it s easy! -we get to go home! This approach will always give us logic expressions in a particular form: SUM-OF-PRODUTS 8

Straightforward Synthesis We can implement SUM-OF-PRODUTS with just 3 levels of logic. INVERTERS/ND/OR 9

Other Useful Gate ombinations NND-NND!(&&) =!! Pushing and ancelling ubbles DeMorgan s Laws NOR-NOR!( ) =! &&!

Other Useful MOS Gates V dd OI (ND-OR-INVERT) D OI (OR-ND-INVERT) D V dd OI and OI structures can be realized as a single MOS gate. However, their function is equivalent to 3 levels of logic. n OI s DeMorgan equivalent is usually easier to think about. D D D

nother Interesting 3-Input Gate ased on, select the or input to be copied to. If is then copy to, otherwise copy to Truth Table 2-input Multiplexer schematic Gate symbol 2

MUX ompositions and Shortcuts 4-input Mux (implemented as a tree) 4-bit wide 2-input Mux S I I I 2 I 3 S S S S S D S 2 3 2 2 3 3 S S S 2 3-3 -3 S -3 S 3

MUX Function Synthesis onsider implementation of some arbitrary ombinational function, F(,,)... using a MULTIPLEXER as the only circuit element: Mux Logic: n example configurable logic element,, 2 3 4 5 6 7 4

MUX Logic tricks We can apply certain optimizations to MUX Function synthesis Desired Logic Function 2 3 - Largely by inspection or exhaustive search There s something interesting going on in those MUXes, - uild any N-input gate with an N- input MUX & one inverter 5

Next Time inary ircuits that: DD SUTRT SHIFT 6