take control of your photonics design flow Photonic-Electronic IC design and implementation Pieter Dumon 27/09/2016

Similar documents
Design software and services for the integrated photonics market IPKISS Moves the edges in PIC PDK building

Adding Curves to an Orthogonal World

Putting Curves in an Orthogonal World

UBCx Phot1x: Silicon Photonics Design, Fabrication and Data Analysis

Expert Layout Editor. Technical Description

Virtuoso - Enabled EPDA framework AIM SUNY Process

PIC design across platforms. Ronald Broeke Bright Photonics

Silicon Photonics Scalable Design Framework:

Achieve more with light.

AIM Photonics Silicon Photonics PDK Overview. March 22, 2017 Brett Attaway

Packaging and Integration Technologies for Silicon Photonics. Dr. Peter O Brien, Tyndall National Institute, Ireland.

Laker 3 Custom Design Tools

Laker Custom Layout Automation System

PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05

Virtuoso Custom Design Platform GXL. Open Database. PDKs. Constraint Management. Customer IP

STIMESI. Stimulation Action on MEMS and SiP

RC Extraction. of an Inverter Circuit

TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation

O N C A D E N C E V I R T U O S O. CHEN, Jason Application Engineer, Keysight Technologies

electronic lab 11 Fedora Electronic Lab empowers hardware engineers and universities with opensource solutions for micro nano electronics engineering.

Photonics design tool for advanced CMOS nodes

An overview of standard cell based digital VLSI design

Virtuoso Layout Suite XL

Joe Civello ADS Product Manager/ Keysight EEsof EDA

SILICON PHOTONICS WAVEGUIDE AND ITS FIBER INTERCONNECT TECHNOLOGY. Jeong Hwan Song

DATASHEET VIRTUOSO LAYOUT SUITE GXL

Comprehensive Place-and-Route Platform Olympus-SoC

Improved Circuit Reliability/Robustness. Carey Robertson Product Marketing Director Mentor Graphics Corporation

Improve Reliability With Accurate Voltage-Aware DRC. Matthew Hogan, Mentor Graphics

EE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)

Prepared by Dr. Ulkuhan Guler GT-Bionics Lab Georgia Institute of Technology

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03

Design of a Low Density Parity Check Iterative Decoder

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

OpenPDK Production Value and Benchmark Results

DRAM Fab partnership for Intelligent RAM (IRAM)

Overview of Digital Design Methodologies

Open access to photonic integration technologies

A Method to Implement Layout Versus Schematic Check in Integrated Circuits Design Programs

An Overview of Standard Cell Based Digital VLSI Design

Advanced Design System Netlist Exporter

How to Simulate and Optimize Integrated Optical Components. Lumerical Solutions, Inc.

Visual Design Flows for Faster Debug and Time to Market FlowTracer White Paper

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

Placement & Routing. Lab 8. Placing Parts

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

Photonics Integration in Si P Platform May 27 th Fiber to the Chip

Will Silicon Proof Stay the Only Way to Verify Analog Circuits?

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

Virtuoso System Design Platform Unified system-aware platform for IC and package design

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #4, Standard cell design flow (from verilog to layout, 8-bit accumulator)

Synthesis and APR Tools Tutorial

Topology Router. - The Intelligence of an Engineer. - The Skill of a Designer - The Speed of Auto-Routing. Dave Wiens. Director, Market Development

ECE425: Introduction to VLSI System Design Machine Problem 3 Due: 11:59pm Friday, Dec. 15 th 2017

Guardian NET Layout Netlist Extractor

Ansys Designer RF Training Lecture 2: Introduction to the Designer GUI

EE 330 Laboratory Experiment Number 11

Autonomous RF Measurement assistant

Outline. Darren Wang ADS Momentum P2

Layout and Layout Verification. of an Inverter Circuit

Choosing the Right Photonic Design Software

ASIC Physical Design Top-Level Chip Layout

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #3, Standard cell design flow (from schematic to layout, 8-bit accumulator)

DATASHEET VIRTUOSO LAYOUT SUITE FAMILY

Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web:

Design Solutions in Foundry Environment. by Michael Rubin Agilent Technologies

Construction of Industrial Electronic Equipments

Using Sonnet in a Cadence Virtuoso Design Flow

Digital System Design Lecture 2: Design. Amir Masoud Gharehbaghi

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

Cell-Based Design Flow. TA : 吳廸優

D5.1: Packaging and fiber-pigtailing of the 2x2 optical interconnect router

Electrical optimization and simulation of your PCB design

3D Process Modeling - A Novel and Efficient Tool for MEMS Foundry Design Support

UNIVERSITY OF WATERLOO

TQPED MMIC Design Training

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

Concurrent, OA-based Mixed-signal Implementation

C Allegro Package Designer Flows

ANSYS HFSS: Layout Driven Assembly in ANSYS Electronics Desktop

Key Features for OptiFDTD 14

Analog IC Schematic Capture. Mentor Graphics 2006

Reverse Engineering: Printed Circuit Boards Rev II

AMS DESIGN METHODOLOGY

IPL Workshop Luncheon DAC Interoperable PDK Libraries: The Proof is in the Pudding

ACCELERATING CHIP-LEVEL ROUTING AND DESIGN

The Cornerstone Project:

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

Mentor Graphics VLSI CAD Tutorials

Keysight EEsof EDA EMPro

Photon-to-Photon CMOS Imager: Opto-Electronic 3D Integration

Boise State University Digital Systems Laboratory

1.4 Other Services Services offered to a broad set of customers, such as product installation and field application support.

Detailed Presentation

Welcome. Joe Civello ADS Product Manager Agilent Technologies

Galaxy Custom Designer LE Custom Layout Editing

D5.2: Packaging and fiber-pigtailing of the 2 nd generation 2x2 optical interconnect router

MEMS Pro v5.1 Layout Tutorial Physical Design Mask complexity

Agenda. Presentation Team: Agenda: Pascal Bolzhauser, Key Developer, Lothar Linhard, VP Engineering,

Transcription:

take control of your photonics design flow Photonic-Electronic IC design and implementation Pieter Dumon 27/09/2016

Giving photonic IC designers the same power as electronic IC designers. Make it possible to manage design complexity Layout and verification Very custom design Optical circuit design Large-scale routing O+E co-design Technologies 2

Layout driven design flow Handle layout complexity Intuitive, visual Drag and drop Photonics + Electronics Parametric + hierarchical 3

IPKISS.eda : Drag and Drop Parametric Cells (Pcells) in L-Edit Adjust PCell parameters Drag IPKISS Pcells into your design Easy floorplanning 4

Circuit definition and layout in L-Edit Drag and drop PCells Draw connections Generate Waveguides 5

Photonic + Electronic hierarchical design Grating coupler I/O Electro-optic components Electrical Pads 6

Process Design Kit based design Component library Rules Idea Design Technology Implementation Fab Luceda supported foundry technologies Imec ISIPP50G (SOI) IME and CMC-IME (SOI) IHP (SOI + BiCMOS) Imec BioPIX (SiN) 7

Design Rule Checking L-Edit Launch Calibre from L-Edit Calibre Inspect DRC errors directly in L-Edit 8

Functional Verification Circuit simulator (compact models) Frequency and time domain Incorporate layout effects (discretization) 9

Functional Verification Resimulate the circuit based on the actual layout Extract the connectivity and identify models Include lengths, crossings, reflections,

Giving photonic IC designers the same power as electronic IC designers. Make it possible to manage design complexity Layout and verification Very custom design Optical circuit design Large-scale routing O+E co-design Technologies 11

Challenges: typical photonics design flow Component CAD Very custom design Flexibility required Specify own models and algorithms Data processing Integrate on solvers/solutions 12

Luceda design flow: Graphical UI + scripting L-Edit Component library IPKISS python script 13

Luceda design flow: Graphical UI + scripting L-Edit Component library IPKISS python script 14

Component CAD Very custom design Simulation matching layout and technology definition Do and re-do: save recipes Automation Propagate results to circuit level 15

CST Studio link Virtual fabrication 3D FDTD through IPKISS CST integration Save recipe with the component Extract S-parameters automatically S-params to CAPHE circuit simulator 16

IPKISS Filter design tools AWG, Echelle, MZI lattice filters, Rings, Design routines Simulation based on dispersive models and actual layout layout Access to all individual filter parameters field simulation 17

Giving photonic IC designers the same power as electronic IC designers. Make it possible to manage design complexity Layout and verification Very custom design Optical circuit design Large-scale routing O+E co-design Technologies 18

Managing routing complexity Schematic Optical and electrical Start from schematic Re-use electrical router SDL S-Edit Auto route IPKISS.eda on L-Edit IPKISS.eda on L-Edit 19

Managing routing complexity Optical pin-out > 100 Electrical pin-out > 50 IPKISS.eda on L-Edit 20

Manage complexity: optical and electrical simulation Waveform exchange T-Spice IPKISS (Caphe) S-Edit schematic TSpice IPKISS (Caphe) 21

Manage complexity: optical and electrical simulation Waveform exchange T-Spice IPKISS (Caphe) Simulated time traces 22

Optical design and layout manage optical design complexity VPIcomponentMaker Photonic Circuits Cross-Connect IPKISS High flexibility Easy customization Fast implementation of fab-specific IPKISSbased photonic Process Design Kits on circuit and layout design levels. 23

Giving photonic IC designers the same power as electronic IC designers. Layout DRC & Functional verification EM simulation Component-centric Intuitive GUI Powerful scripting Foundry partners www.lucedaphotonics.com Software partners 24