How To Plot Transconductance and Even More. By Ruida Yun

Similar documents
ECEN 474 Homework #2 Notes

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

Analog Custom Design and Testing Using OCEAN Scripting in Cadence

Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

Figure 1: ADE Test Editor

The original document link is

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

CS755 CAD TOOL TUTORIAL

Basic Analog Simulation in Cadence

Cadence Tutorial C: Simulating DC and Timing Characteristics 1

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

Lab 2: Functional Simulation Using. Affirma Analog Simulator

S Exercise 1C Testing the Ring Oscillator

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

Experiment 0: Introduction to Cadence

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

Cadence Virtuoso Simulation of a pixel

Lab 5: Circuit Simulation with PSPICE

Cadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply

Analog IC Simulation. Mentor Graphics 2006

Cadence Analog Circuit Tutorial

Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

EE 330 Spring Laboratory 2: Basic Boolean Circuits

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

Virtuoso Layout Editor

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

CADENCE SETUP. ECE4430-Analog IC Design

Lab 1: An Introduction to Cadence

Using PSpice to Simulate Transmission Lines K. A. Connor Summer 2000 Fields and Waves I

Virtuoso Schematic Composer

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation

EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation

Simulation with Verilog-XL

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

Analog Simulation and Testing via FPAA Jeffrey Teng, Fall 2016

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

Analyzing Amplifier's Settling Time

This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics.

Experiment 1 Introduction to PSpice

EE 471: Transport Phenomena in Solid State Devices

PSpice Tutorial. Physics 160 Spring 2006

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Copyright 2008 Linear Technology. All rights reserved. Getting Started

DC Circuit Simulation

The following is a procedure for extracting a layout, doing a layout vs. schematic check, and then simulating the extracted layout with Cadence.

Cadence Tips & Tricks

University of California, Berkeley College of Engineering Department of Electrical Engineering and Computer Science

Introduction to laboratory exercises in Digital IC Design.

Microelectronica. Full-Custom Design with Cadence Tutorial

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

CMOS Design Lab Manual

Select the technology library: NCSU_TechLib_ami06, then press OK.

ECE471/571 Energy Ecient VLSI Design

EE 105 Microelectronic Devices & Circuits FALL 2018 C. Nguyen

ECE 331: Electronics Principles I Fall 2014

UNIVERSITY OF WATERLOO

MENTOR GRAPHICS IC DESIGN MANUAL. Schematic & Simulation. Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun

TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

TUTORIAL How to Use the SPICE Module

TUTORIAL How to Use the SPICE Module

LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016

EE 210 Lab Assignment #2: Intro to PSPICE

INTRODUCTION TO MENTOR GRAPHICS DESIGN TOOLS

Mentor Graphics VLSI CAD Tutorials

EEC 118 Spring 2011 Lab #5 Manchester Carry-Chain Adder

Alfred Sargezi & Zain Ali. AMS Group - San Jose State University ams.sjsu.edu

Lab 2. Standard Cell layout.

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)

ELEC 301 Lab 2: Cadence Basic

Lab 4 LVS and Post layout Simulation

Previous versions supported SIMPLIS only. Now DVM has been enhanced to allow design verification using the SIMetrix simulator.

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

GreenPoint Design Simulation Tool

Laboratory Manual 1, MSPS. Introduction to Behavioral-Level Simulation

EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

EDDA. Fredrik Jonsson. December 7, Electronic Design Description Automation

Intro to Cadence. Brady Salz. ECE483 Spring 17

Cadence Inverter Transistor Sizing Tutorial Cadence Inverter Ocean Introduction Cadence Inverter Corners Tutorial Cadence Inverter VerilogA Tutorial

EEC 116 Fall 2011 Lab #3: Digital Simulation Tutorial

Fall 2008: EE5323 VLSI Design I using Cadence

Virtuoso Schematic Composer VHDL Interface. VHDL In for Design Framework II:

Introduction to CCV and Cadence Virtuoso for Electronic Circuit Simulation

Notes for simulating digital circuits with ELDO Input files used by ELDO, Transistor Scaling, Forces, and Plotting rev 2 DA-IC and ELDO Files

OrCAD PSpice A/D, OrCAD PSpice AA and AMS Simulator

EDA-BASED DESIGN PRACTICAL LABORATORY SESSION No. 3

ECE 683 OSU DIGITAL CELL LIBRARY DOCUMENTATION. Matt Silverman 12/5/2005. Timing Characterization Using Cadence

Transcription:

How To Plot Transconductance and Even More By Ruida Yun g m /I d based methodology is preferred for short-channel length analog circuit design however there is no GUI support for this method in the current Cadence release. The process can be tedious and requires much more insight understanding about Cadence. This tutorial will walk through the process on how to generate the g m /I D curves that can be used as a guide for future designs. First of all, you need to create a simple schematic to simulate the device. Here NMOS transistor, N0, has a W/L = 10um/0.6um. The gate and drain voltages are both set to 1.5 volts.. In order to use gm/id methodology, one needs to know transconductance (g m ), gate capacitance (C gs ), output impedance (r o ) and well as other parameters. These parameters can be determined by performing a DC analysis of the circuit in the above figure. Unfortunately, Spectre/SpectreS usually does not save operating point parameters during a DC or transient simulation to keep the output PSF file slim. Spectre can be forced into saving these parameters by the following steps. First of all, change the simulator to Spectre and create a saveop.scs (any save file name is ok as long as you remember to save the extension as *.scs) from your favorite text editor. It is important to remember the directory that you created the file in. Open the file using any text editor. Type in on the first line: save N0:oppoint The final file, saveop.scs, should look like the figure below:

Note that N0 is the instance name of the NMOS you just created. The option oppoint directs Spectre to save all DC operation point parameters for N0. You can find more about the command save from Spectre user guide. Add this file as a model library file just like what you usually do to setup Spectre. Make sure the path to saveop.scs is correct. It is important to know that AWD waveform tool was used for this tutorial rather than wavescan. In order to change from the default waveform tool, in the Analog Design Environment window, click on the session tab and click on options. On the option that says waveform tool select AWD and save/apply the changes.

Now, setup a DC simulation and sweep the gate voltage from 0 to 3V. Run the simulation and open the Results Browser from Analog Design Environment. The results browser can be found in the Analog Design Environment by clicking on the tools tab and then selecting the results browser..

If you go to schematic-> psf/->run1->dc-dc-> N0, you can see all the DC operating point parameters are saved and you can plot directly from Cadence. If you would like to plot the g m of the transistor for instance, right click g m and you should see a graph like this:

This is very cool because you can find the g m for different gate voltages; however, you need process the data to obtain the advanced curves. In order to generate these curves, you have to use OCEAN to save all these data. The data can be processed using any other software such as Matlab/Octave or Excel later on. Go to Analog Design Environment and click menu session, then save script. A window will pop up and that is the first OCEAN script you are going to use. Please note that this ocean script file will be saved in your default cadence directory. From the script file, you can find out that all these setups you made for simulation in here. OcnWaveformTool set the wave viewer to AWD. Command Simulator selects Spectre as the simulation engineer, so on and so forth. You have to add few lines to this simple script file to save the DC operating point parameters you are interested in (copy this text exactly): selectresult('dc) plot(getdata("n0:gm")) ocnprint(?output "~/gmid.dat"?numbernotation 'scientific getdata("n0:gm"),getdata("n0:id"),getdata("n0:vdsat"),getdata( N0:cgs )) Here,?output means all data will be saved to a file called gmid.dat. You can modify the tag line "~/gmid.dat" in order to have the gmid.dat file saved any directory of your choice; otherwise the gmid.dat file will be saved in your root directory: getdata select the parameter you want to save. The resulting ocn file should look like this:

*Please note that getdata(n0:cgs) is missing a set of quotation marks in the figure above. Please do not forget to add those in your *.ocn script file. Now you can load this file and run the simulation again from CIW window by typing: load( gmid.ocn ) Go to the root directory (or where ever you saved the file) and you can find gmid.dat. All the parameters you want, g m, C gs, I d, V dsat (Defined as vd) are saved here as shown in the figure below:

The data can then be plotted using any program. A sample figure generated from Matlab is shown below.