VLSI System Testing. Outline

Similar documents
Pinaki Mazumder. Digital Testing 1 PODEM. PODEM Algorithm. PODEM Flow Chart

VLSI System Testing. Introduction

VLSI Test Technology and Reliability (ET4076)

UMBC. space and introduced backtrace. Fujiwara s FAN efficiently constrained the backtrace to speed up search and further limited the search space.

l Some materials from various sources! n Current course textbook! Soma 1! Soma 3!

Preizkušanje elektronskih vezij

CPE 628 Chapter 4 Test Generation. Dr. Rhonda Kay Gaede UAH. CPE Introduction Conceptual View. UAH Chapter 4

Origins of Stuck-Faults. Combinational Automatic Test-Pattern Generation (ATPG) Basics. Functional vs. Structural ATPG.

IMPLEMENTATION OF AN ATPG USING PODEM ALGORITHM

Test Generation for Asynchronous Sequential Digital Circuits

REDI: An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Logic Circuits *

Chapter 1 Introduction

Upper Bounding Fault Coverage by Structural Analysis and Signal Monitoring

Advanced Digital Logic Design EECS 303

LOGIC SYNTHESIS AND VERIFICATION ALGORITHMS. Gary D. Hachtel University of Colorado. Fabio Somenzi University of Colorado.

Overview ECE 753: FAULT-TOLERANT COMPUTING 1/23/2014. Recap. Introduction. Introduction (contd.) Introduction (contd.)

Upper Bounding Fault Coverage by Structural Analysis and Signal Monitoring

An Efficient Test Relaxation Technique for Synchronous Sequential Circuits

12. Use of Test Generation Algorithms and Emulation

Fault Simulation. Problem and Motivation

VLSI System Testing. Fault Simulation

Functional extension of structural logic optimization techniques

Sequential Circuit Test Generation Using Decision Diagram Models

Collapsing for Multiple Output Circuits. Diagnostic and Detection Fault. Raja K. K. R. Sandireddy. Dept. Of Electrical and Computer Engineering,

CRITICAL PATH TRACING - AN ALTERNATIVE TO FAULT SIMULATION

Department of Electrical and Computer Engineering University of Wisconsin Madison. Fall Midterm Examination CLOSED BOOK

Digital VLSI Testing Prof. Santanu Chattopadhyay Department of Electronics and EC Engineering India Institute of Technology, Kharagpur.

Design and Synthesis for Test

ECE 3060 VLSI and Advanced Digital Design

General Methods and Search Algorithms

Sequential Circuit Testing 3

Computer-Aided Design (CAD) Logic Synthesis Tutorial. Prepared by Ray Cheung

HARDWARE EMULATION OF SEQUENTIAL ATPG-BASED BOUNDED MODEL CHECKING GREGORY FICK FORD. Submitted in partial fulfilment of the requirements

Compaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults

Special ATPG to Correlate Test Patterns for Low-Overhead Mixed-Mode BIST

Hierarchical Test Generation Based. on Alternative Graph Models

Exploiting Off-Line Hierarchical Test Paths in Module Diagnosis and On-Line Test

Advanced VLSI Design Prof. Virendra K. Singh Department of Electrical Engineering Indian Institute of Technology Bombay

CAD Algorithms. Categorizing Algorithms

ECE260B CSE241A Winter Logic Synthesis

Test Set Compaction Algorithms for Combinational Circuits

VLSI Test Technology and Reliability (ET4076)

Page 1. Outline. A Good Reference and a Caveat. Testing. ECE 254 / CPS 225 Fault Tolerant and Testable Computing Systems. Testing and Design for Test

Circuit versus CNF Reasoning for Equivalence Checking

Chapter 6. Logic Design Optimization Chapter 6

Chapter 9. Design for Testability

An Efficient Method for Multiple Fault Diagnosis

Retiming. Adapted from: Synthesis and Optimization of Digital Circuits, G. De Micheli Stanford. Outline. Structural optimization methods. Retiming.

Week 7: Assignment Solutions

CMOS Testing: Part 1. Outline

An Implicit Enumeration Algorithm to Generate

COPYRIGHTED MATERIAL INDEX

ECE 156B Fault Model and Fault Simulation

SAT-BASED ATPG FOR DIGITAL INTEGRATED CIRCUITS BASED ON MULTIPLE OBSERVATIONS

Testing Embedded Cores Using Partial Isolation Rings

Independence Fault Collapsing and Concurrent Test Generation

QuteSat. A Robust Circuit-Based SAT Solver for Complex Circuit Structure. Chung-Yang (Ric) Huang National Taiwan University

ECE 3060 VLSI and Advanced Digital Design

1/28/2013. Synthesis. The Y-diagram Revisited. Structural Behavioral. More abstract designs Physical. CAD for VLSI 2

ELCT201: DIGITAL LOGIC DESIGN

An Implication-based Method to Detect Multi-Cycle Paths in Large Sequential Circuits

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

Trace Signal Selection to Enhance Timing and Logic Visibility in Post-Silicon Validation

Constraint Satisfaction Problems

A Novel SAT All-Solutions Solver for Efficient Preimage Computation

A Module Diagnosis and Design-for-Debug Methodology Based on Hierarchical Test Paths

LECTURE 3 ALGORITHM DESIGN PARADIGMS

Encode parens form without variables as (=1 and )=0. The bit-pattern matching engine applies crossing and calling using these rules:

ARTIFICIAL INTELLIGENCE (CS 370D)

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

CS W4701 Artificial Intelligence

Algorithm Design Paradigms

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR

ECE 5745 Complex Digital ASIC Design Topic 12: Synthesis Algorithms

CSE241 VLSI Digital Circuits UC San Diego

On the Relation between SAT and BDDs for Equivalence Checking

Mathematical Programming Formulations, Constraint Programming

Testing Digital Systems I

3 INTEGER LINEAR PROGRAMMING

Design Verification and Test of Digital VLSI Circuits NPTEL Video Course. Module-VIII Lecture-I Fault Simulation

Chapter 3. Gate-Level Minimization. Outlines

Combinational Equivalence Checking

Constraint Satisfaction Problems. slides from: Padhraic Smyth, Bryan Low, S. Russell and P. Norvig, Jean-Claude Latombe

Foundations of Artificial Intelligence

Code No: R Set No. 1

Advanced Digital Logic Design EECS 303

ECE260B CSE241A Winter Logic Synthesis

VLSI Test Technology and Reliability (ET4076)

CS6402 DESIGN AND ANALYSIS OF ALGORITHMS QUESTION BANK UNIT I

ELCT201: DIGITAL LOGIC DESIGN

The Branch & Move algorithm: Improving Global Constraints Support by Local Search

What is Search For? CSE 473: Artificial Intelligence. Example: N-Queens. Example: N-Queens. Example: Map-Coloring 4/7/17

CS 771 Artificial Intelligence. Constraint Satisfaction Problem

Robust Boolean Reasoning for Equivalence Checking and Functional Property Verification

Lecture 18. Questions? Monday, February 20 CS 430 Artificial Intelligence - Lecture 18 1

VLSI Testing. Lecture Fall 2003

CS 343: Artificial Intelligence

SPLIT CIRCUIT MODEL FOR TEST GENERATION

ECE468 Computer Organization & Architecture. The Design Process & ALU Design

SIS: A System for Sequential Circuit Synthesis

Transcription:

ECE 538 VLSI System Testing Krish Chakrabarty Test Generation: 2 ECE 538 Krish Chakrabarty Outline Problem with -Algorithm POEM FAN Fault-independent ATPG Critical path tracing Random test generation Redundancy identification ECE 538 Krish Chakrabarty 2

Step -rive Set A = ECE 538 Krish Chakrabarty 3 Step 2 -rive Set f = ECE 538 Krish Chakrabarty 4 2

Step 3 -rive Set k = ECE 538 Krish Chakrabarty 5 Step 4 Consistency Set g = ECE 538 Krish Chakrabarty 6 3

4 ECE 538 Krish Chakrabarty 7 Step 5 Consistency f = Already set ECE 538 Krish Chakrabarty 8 Step 6 Consistency Set c =, Set e =

Step 7 Consistency Set B = X ECE 538 Krish Chakrabarty 9 Example 7.3 Fault s sa sa ECE 538 Krish Chakrabarty 5

Example 7.3 Step 2 s sa sa ECE 538 Krish Chakrabarty Example 7.3 Step 2 s sa Forward & Backward Implications sa ECE 538 Krish Chakrabarty 2 6

Example 7.3 Step 3 s sa Test found! sa ECE 538 Krish Chakrabarty 3 Example 7.3 Fault u sa sa ECE 538 Krish Chakrabarty 4 7

Example 7.3 Step 2 u sa sa ECE 538 Krish Chakrabarty 5 Example 7.3 Step 2 u sa Forward and backward implications sa ECE 538 Krish Chakrabarty 6 8

Inconsistent d = and m = cannot justify r = (equivalence) Backtrack Remove B = assignment ECE 538 Krish Chakrabarty 7 Example 7.3 Backtrack Need alternate propagation sa ECE 538 Krish Chakrabarty 8 9

Example 7.3 Step 3 u sa sa ECE 538 Krish Chakrabarty 9 Example 7.3 Step 4 u sa sa ECE 538 Krish Chakrabarty 2

Example 7.3 Step 4 u sa sa ECE 538 Krish Chakrabarty 2 Problem with -Algorithm Excessive backtracking occurs in certain types of circuits 2 n- justifying values Causes ripple effect in many circuits, e.g. adders, parity circuits, error correcting circuits ECE 538 Krish Chakrabarty 22

POEM: Path-Oriented ecision Making Similarity with -algorithm: circuit-based, faultoriented ifference: Signal values explicitly assigned only at primary outputs, others computed by implication Justification not needed! Backtracking means reassigning primary inputs when contradiction occurs: implicit enumeration Simple backtrace heuristic used to select primary input ECE 538 Krish Chakrabarty 23 Branch and Bound Search Efficiently searches binary search tree Branching At each tree level, selects which input variable to set to what value Bounding Avoids exploring large tree portions by artificially restricting search decision choices Complete exploration is impractical Uses heuristics ECE 538 Krish Chakrabarty 24 2

b a c A POEM Example B B/ E C Sequential input selection, applying before G z e F H b ecision Implication Comment a = Contradiction at fault Backtrack a = b = c = e = A =, B = Contradiction, backtrack e = A =, B =, E =, H =, F =, C =, z = Test found! ECE 538 Krish Chakrabarty 25 POEM ecision Tree Start All primary inputs are at X PI Remove node PI 2 Untried alternatives P3 P3 Contradiction, back up PI 4 PI 4 ECE 538 Krish Chakrabarty 26 3

POEM Steps Input Assignment Unassigned PIs are selected and assigned new values systematically All implications of each assignment are determined If / is implied on a primary output, a test has been found; otherwise a new assignment or a new primary input line is selected ECE 538 Krish Chakrabarty 27 POEM Steps Primary inputs selection: INITIAL OBJECTIVE: A series of initial objectives of the form IO j = (l,v) are determined. The first IO is to apply v = / to the fault site. BACKTRACING: For each initial objective IO j, a path is traced backwards through the circuit to a primary input via a series of current objectives Current objectives are selected by heuristics ECE 538 Krish Chakrabarty 28 4

POEM Procedures Procedure Backtrace(k,v k ) /* Map objective into PI assignment */ begin v = v k ; while k is a gate input begin i = inversion value of k; select an input (j) of k with value x; v = v Åi; k = j; end /* k is a PI */ return (k,v); end Procedure Objective() begin /* the target is l/v */ if (value of l is X) then return (l,v); select a gate (G) from the -frontier; select an input (j) of G with value X; c = controlling value of G; return (j,c); end ECE 538 Krish Chakrabarty 29 POEM Procedures POEM() begin if (error at PO) then return SUCCESS if (test not possible) then return FAILURE (k,v k ) = Objective(); (j,v j ) = Backtrace(k,v k ); Imply(j,v j ); if POEM() = SUCCESS then return SUCCESS /* reverse decision */ Imply(j,v j ); if POEM() = SUCCESS then return SUCCESS; Imply(j,X); return FAILURE ECE 538 Krish Chakrabarty 3 5

FAN: Fanout-Oriented Test Generation Two major extensions to POEM Backtracing may stop at internal lines Multiple backtrace-procedures attempts to simultaneously satisfy a set of objectives Backtracing can stop at head lines B C A Head line Bound line G z H F ECE 538 Krish Chakrabarty 3 Selection Criteria Controllability (CC and CC) and observability measures (CO) Exact values can only be determined by exhaustive simulation Estimates are useful for guiding test generation (more controllable Û low values, more observable Û low values) ECE 538 Krish Chakrabarty 32 6

7 ECE 538 Krish Chakrabarty 33 Critical Path Test Generation Recursively determine critical paths ECE 538 Krish Chakrabarty 34 Critical Path Test Generation

Redundancy Removal Using ATPG Redundancy identification Redundancy removal ECE 538 Krish Chakrabarty 35 Irredundant Faults Combinational ATPG can find redundant (unnecessary) hardware Fault Test a sa, b sa A = a sa, b sa A = Therefore, these faults are not redundant ECE 538 Krish Chakrabarty 36 8

Redundant Hardware and Simplification ECE 538 Krish Chakrabarty 37 Redundant Fault Example ECE 538 Krish Chakrabarty 38 9

Multiple Fault Masking f sa tested when fault q sa not there ECE 538 Krish Chakrabarty 39 Multiple Fault Masking f sa masked when fault q sa also present ECE 538 Krish Chakrabarty 4 2

Intentional Redundant Implicant BC Eliminates hazards in circuit output ECE 538 Krish Chakrabarty 4 Fault Cone and -Frontier Fault Cone -- Set of hardware affected by fault -frontier Set of gates closest to POs with fault effect(s) at input(s) -frontier Fault Cone ECE 538 Krish Chakrabarty 42 2

Redundancy Removal Repeat until there are no more redundant faults: { } Use ATPG to find all redundant faults; Remove all redundant faults with nonoverlapping fault cone areas; ECE 538 Krish Chakrabarty 43 Forward Implication Results in logic gate inputs that are significantly labeled so that output is uniquely determined AN gate forward implication table: ECE 538 Krish Chakrabarty 44 22

Backward Implication Unique determination of all gate inputs when the gate output and some of the inputs are given ECE 538 Krish Chakrabarty 45 Implication Stack Push-down stack. Records: Each signal set in circuit by ATPG Whether alternate signal value already tried Portion of binary search tree already searched ECE 538 Krish Chakrabarty 46 23

Implication Stack after Backtrack Unexplored Present Assignment Searched and Infeasible B F F F E B ECE 538 Krish Chakrabarty 47 Implication Stack after Backtrack Unexplored Present Assignment Searched and Infeasible B F F F E B ECE 538 Krish Chakrabarty 48 24