Designing Multi-Channel, Real-Time Video Processors with Zynq All Programmable SoC Hyuk Kim Embedded Specialist Jun, 2014

Similar documents
MYC-C7Z010/20 CPU Module

MYD-C7Z010/20 Development Board

Copyright 2016 Xilinx

Design Choices for FPGA-based SoCs When Adding a SATA Storage }

Zynq-7000 All Programmable SoC Product Overview

Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC

UltraZed -EV Starter Kit Getting Started Version 1.3

S2C K7 Prodigy Logic Module Series

RAIN SDR Quick Start Manual RAIN SDR. Quick Start Manual

Parallella Linux - quickstart guide. Antmicro Ltd

Zynq Architecture, PS (ARM) and PL

Spartan-6 & Virtex-6 FPGA Connectivity Kit FAQ

Multimedia SoC System Solutions

The Design of Sobel Edge Extraction System on FPGA

Designing a Multi-Processor based system with FPGAs

DPM Demo Kit User s Manual Version: dpm_dk_um_1_0_1.doc

借助 SDSoC 快速開發複雜的嵌入式應用

Microsemi SmartFusion 2 SoC FPGA and IGLOO 2 FPGA

Hardware Specification. Figure 1-2 ZYNQ-7000 Device Family 2 / 9

Implementing Video and Image Processing Designs Using FPGAs. Click to add subtitle

Avnet Zynq Mini Module Plus Embedded Design

Copyright 2014 Xilinx

M2-SM6-xx - i.mx 6 based SMARC Modules

Hi3520D V300 H.264 CODEC Processor. Brief Data Sheet. Issue 04. Date

THE LEADER IN VISUAL COMPUTING

Offloading Collective Operations to Programmable Logic

Your Strategic Partner for Renesas RZ/G1x Products & Solutions

SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator

Freescale i.mx6 Architecture

PicoZed SDR Development Kit Getting Started Guide Version 1.4

Simplify System Complexity

HiSilicon STB Push-to-Talk Development Kit for Amazon AVS

A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI based on Cadence VP6 Technology

Virtex 6 FPGA Broadcast Connectivity Kit FAQ

Video Interface Module for TI EVM TMDXEVM8148 and TMDXEVM368

ChipScope Inserter flow. To see the Chipscope added from XPS flow, please skip to page 21. For ChipScope within Planahead, please skip to page 23.

Introduction to Embedded System Design using Zynq

May 26, 2017 Data Sheet Version: Table 1: Example Implementation Statistics for Xilinx FPGAs. Slices/CLB 1 (FFs/ LUTs) IOB CMT BRAM 2 DSP48A

SoC FPGAs. Your User-Customizable System on Chip Altera Corporation Public

ID 730L: Getting Started with Multimedia Programming on Linux on SH7724

i.mx 7 - Hetereogenous Multiprocessing Architecture

Designing with NXP i.mx8m SoC

XMC-ZU1. XMC Module Xilinx Zynq UltraScale+ MPSoC. Overview. Key Features. Typical Applications

Table 1: Example Implementation Statistics for Xilinx FPGAs

Spartan-6 and Virtex-6 FPGA Embedded Kit FAQ

Tips for Making Video IP Daniel E. Michek. Copyright 2015 Xilinx.

THE FIRST GENERATION OF EXTENSIBLE PROCESSING PLATFORMS: A NEW LEVEL OF PERFORMANCE, FLEXIBILITY AND SCALABILITY

AMC517 Kintex-7 FPGA Carrier for FMC, AMC

Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World

ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University

AMC516 Virtex-7 FPGA Carrier for FMC, AMC

Kontron s ARM-based COM solutions and software services

VPX3-ZU1. 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site. Overview. Key Features. Typical Applications

DevKit7000 Evaluation Kit

Embedded Vision Solutions

VPX3-ZU1. 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site. Overview. Key Features. Typical Applications

1-1 SDK with Zynq EPP

Outline Introduction System development Video capture Image processing Results Application Conclusion Bibliography

Full Linux on FPGA. Sven Gregori

Digital Blocks Semiconductor IP

VideoQ VQTS-200 Training

Model: LT-101-USB. LT-101 For USB

Frame Grabber /09/30

Copyright 2017 Xilinx.

DevKit8500D Evaluation Kit

FiPS and M2DC: Novel Architectures for Reconfigurable Hyperscale Servers

Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits

Model: LT-101-PCI-VC1

Support mode of the ISO/IEC JPEG standard Support provided by Xylon

ARM+DSP - a winning combination on Qseven

TE EE-S Starter Kit

A Generation Ahead Designing Advanced Embedded Systems with Xilinx Zynq All Programmable SoCs

AT-501 Cortex-A5 System On Module Product Brief

SoC Platforms and CPU Cores

Simplify System Complexity

MYC-C7Z010/20 CPU Module

Model: LT-122-PCIE For PCI Express

GigaX API for Zynq SoC

Introduction to Sitara AM437x Processors

VIDEO WORKFLOW ESSENTIALS

W I S S E N T E C H N I K L E I D E N S C H A F T

New! New! New! New! New!

Computing to the Energy and Performance Limits with Heterogeneous CPU-FPGA Devices. Dr Jose Luis Nunez-Yanez University of Bristol

ZC706 PCIe Targeted Reference Design

Video Input/Output Demonstration for Trenz TE , TE CF, TE QF, TE IF and Avnet HDMI Input/Output FMC Module

Maximizing heterogeneous system performance with ARM interconnect and CCIX

SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator

Hi3536 H.265 Decoder Processor. Brief Data Sheet. Issue 03. Date

CoreTile Express for Cortex-A5

XMC-RFSOC-A. XMC Module Xilinx Zynq UltraScale+ RFSOC. Overview. Key Features. Typical Applications. Advanced Information Subject To Change

Hugo Cunha. Senior Firmware Developer Globaltronics

SOC MPEG Decoder Chipset. Datasheet

MYD-SAMA5D3X Development Board

Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC

MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증

VXS-610 Dual FPGA and PowerPC VXS Multiprocessor

ARM Cortex-A9 ARM v7-a. A programmer s perspective Part1

Arm Technology in Automotive Geely Automotive Shanghai Innovation Center

IOT-GATE-iMX7 Datasheet

Adhocracy Innovation with Imaging technology. Socionext Inc. Hiroyuki Komori July 5th, 2017

Transcription:

Designing Multi-Channel, Real-Time Video Processors with Zynq All Programmable SoC Hyuk Kim Embedded Specialist Jun, 2014

Broadcast & Pro A/V Landscape Xilinx Smarter Vision in action across the entire broadcast chain! Page 2

Industry Trends 4K UHD HEVC IP Studio Page 3

Smarter Vision Platform Development Real Time Analytics Intelligent Transport Immersive Display Camera Platform Video over IP Platform Display Platform Page 4

Xilinx Real Time Video Engine Real Time Video Engine Scaling, Deinterlacing, OSD RTVE 21 up to 8 HD channels RTVE 30 up to 4K Linux O/S Reference Design for Immersive Displays Page 5

What Is the Real Time Video Engine (RTVE)? Deinterlacing Scaling Overlay RTVE Offers a Typical Video Processing Pipeline Page 6

RTVE Target s Broadcast Consumer Automotive A&D ISM Pro Monitors Multiviewers Digital Cinema Digital Signage High End TVs Projectors Entertainment Surround view Simulation Medical Surveillance RTVE Targets Virtually Anything with a Display! Page 7

OmniTek FPGA design services, IP cores, development kits Video specialist: Broadcast, Medical, Industrial, Defense Products division: Test & Measurement Alliance Partner: Xilinx Certification Developed Xilinx IP and reference designs Xilinx Partner Collaboration Award 2012 Queen s Award for technology UK SMART Award ISO 9001 Quality Certification

OmniTek OZ745 Video Development Kit 1Gb Ethernet & USB x2 HDMI In & Out SD Card Slot Component In SFP+ 2GB x 64-bit DDR3 PL 512MB x 32-bit DDR3 PS Xilinx Zynq-7045 AP SoC SD/HD/3G-SDI In & Out HPC FMC

Zynq-7000 All Programmable SoC Block Diagram Processing System I/O MUX SPI I2C CAN UART GPIO SDIO USB GigE XADC Static Memory Controller AMBA Switches NEON / FPU Engine MI O Cortex -A9 MPCore AMBA Switches Dynamic Memory Controller AMBA Switches NEON / FPU Engine Cortex -A9 MPCore Programmable Logic PCIe Multi-Standards I/Os (33V & 18V) Multi-Standards I/Os (33V & 18V) Multi Gigabit Transceivers Page 10

RTVE 21 for Multichannel HD on OZ745 Real Time Video Engine Reference Design Page 11

RTVE 21: Video Formats Supported Input Formats 8 or 10 bits per pixel YUV or RGB color spaces 4:2:2 or 4:4:4 packing Frame rates from 2398Hz to 60Hz Interlaced, PsF or progressive Video resolutions, 128x128 to 2048x1080 or 1920x1200 SD formats are 480i, 480p, 576i, 576p HD formats are 720p, 1080i, 1080p Digital Cinema 2K x 1080 All PC resolutions up to 1920 x 1200 Output Formats 8 or 10 bits per pixel YUV or RGB colour spaces 4:4:4 packing Frame rates from 2398Hz to 60Hz Progressive Video resolutions, 128x128 to 2048 x 1080 or 1920 x 1200 SD formats are 480p, 576p HD formats are 720p, 1080p Digital Cinema 2K x 1080 All Typical Video Formats Supported Page 12

OmniTek Scalable Video Processor (OSVP 10) IP Core from OmniTek RGB or YUV 4:2:2 or 4:4:4 AXI-4 Stream Video Chroma Upsampler x N Channels Colour Space Converter Deinterlacer AXI-4 Memory Interface (to AXI MIG via AXI interconnect) Crop Resizer Frame Sync OSD Output Output Video Timing RGB or YUV 4:4:4 AXI-4 Stream Video RGB 4:4:4 AXI-4 Stream Video AXI-Lite CPU Interface Built-in Multiport Video DMA to Allow Full Scalability Page 13

Web Server GUI for RTVE Page 14

RTVE 21 Deliverables SD Image QT Libraries QT Web Client QT Demo App oz745_eval Bitstream Linux Frame Buffer Driver SD Image i2ctools gpio scripts initsh Post Linux Boot Start Up Setup Scripts DHCP, i2c, GPIO, RTC Linux Kernel RTVE Bitsream OSVP Library OmniTek API Library Drivers ADV7511 Driver/ bootbin oz745_fsblelf First Stage Boot Loader u-bootelf devicetreedtb Page #

RTVE 21 Evaluation Deliverables QT Library Build Script QT Web Client QT Demo App QT Libraries QT Web Client QT Demo App oz745_eval Bitstream Linux Frame Buffer Driver SD Image i2ctools gpio scripts initsh Post Linux Boot Start Up Setup Scripts DHCP, i2c, GPIO, RTC Linux Kernel RTVE Bitsream OSVP Library OmniTek API Library Drivers ADV7511 Driver/ RTVE RTVE EDK Encrypted Source OSVP 2 or 4 Encrypted Netlist + Timeout OmniTek API bootbin oz745_fsblelf First Stage Boot Loader u-bootelf devicetreedtb ADV7511 Driver/App

RTVE 21 Standard Deliverables QT Library Build Script QT Web Client QT Demo App Linux Frame Buffer Driver RTVE Testbench Encrypted Source QT Libraries QT Web Client QT Demo App oz745_eval Bitstream Linux Frame Buffer Driver bootbin oz745_fsblelf First Stage Boot Loader SD Image i2ctools gpio scripts initsh Post Linux Boot Start Up Setup Scripts DHCP, i2c, GPIO, RTC Linux Kernel u-bootelf RTVE Bitsream OSVP Library OmniTek API Library Drivers ADV7511 Driver/ devicetreedtb RTVE RTVE EDK Encrypted Source OSVP 2 or 4 Encrypted Netlist + No Timeout OmniTek API ADV7511 Driver/App

RTVE 21 Full Deliverables QT Library Build Script QT Web Client QT Demo App Linux Frame Buffer Driver RTVE Testbench QT Libraries QT Web Client QT Demo App oz745_eval Bitstream Linux Frame Buffer Driver bootbin oz745_fsblelf First Stage Boot Loader SD Image i2ctools gpio scripts initsh Post Linux Boot Start Up Setup Scripts DHCP, i2c, GPIO, RTC Linux Kernel u-bootelf RTVE Bitsream OSVP Library OmniTek API Library Drivers ADV7511 Driver/ devicetreedtb RTVE RTVE EDK Encrypted Source OSVP 2 or 4 Encrypted Netlist No Timeout OSVP Library OmniTek API ADV7511 Driver/App

Now Available RTVE 21 Hardware Platforms OmniTek OZ745 Device-locked Vivado OmniTek Scalable Video Processor From OmniTektv: SD Image OZ745 BSP OSVP docs & collateral Datasheet User s guide OSVP Licensing RTVE 21 Reference Design From Xilinxcom: XAPP Evaluation Lounge OmniTek Ref Design Evaluation Bitstream Demos Available Please Contact Your Local Xilinx Sales Office Page 19

OSVP 20 for 4K UHD on OZ745 New features in OSVP 20 4K up/down re-size support 6-axis Color Correction Enhanced De-interlacer Progressive to Interlace Noise Reduction Gaussian filter Cross Fades Image Sharpening Multiple Overlays Pre- and post-scaler Cropping Smooth animated transitions Programmable Chroma up-sampler Further video standard support, inc 3D Page 20

Coming Soon! RTVE 30 for 4K SDI OSVP 20 Stream Combiner SDI HDMI 14 HDMI 20 Crosspoint OSVP 20 Crosspoint HDMI 14 HDMI 20 DP 12 Crosspoint DP 12 6G SDI 6G SDI

4K Support With 6G-SDI & DisplayPort 12 FMC

Real-Time Video Engine 30 Page 24

Xilinx Real Time Video Engine Xilinx Reference Design based on OmniTek OSVP Core Based on OZ745 hardware platform targeting Zynq-7000 AP SoC Supports up to 8 channels of uncompressed HD processing Short roadmap to 4K processing for Immersive Displays Dramatically shortens time-to-market Optimized for performance and device resource Based on AXI infrastructure for ease of integration Tailored through turn-key design services from OmniTek Let s You Focus on Your Value-add and Differentiation Page #

Take the Next Step Check out the Smarter Vision web site: wwwxilinxcom/smartervision Contact your local Xilinx or Distributor sales office: wwwxilinxcom/company/contact/indexhtm Page 26