EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY

Similar documents
Additional Trace Losses due to Glass- Weave Periodic Loading. Jason R. Miller, Gustavo Blando and Istvan Novak Sun Microsystems

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

Crosstalk In Via Pin-Fields, Including the Impact of Power Distribution Structures

Board Design Guidelines for PCI Express Architecture

Powerful features (1)

High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam

Lecture 2: Introduction

DesignCon Impact of Probe Coupling on the Accuracy of Differential VNA Measurements

Report # 20GC004-1 November 15, 2000 v1.0

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Workshop 3-1: Coax-Microstrip Transition

Integrating ADS into a High Speed Package Design Process

Impact of Embedded Capacitance on Test Socket and Test Board Performance Michael Giesler, 3M, Alexander Barr, 3M Yoshihisa Kawate,

Multi-Drop LVDS with Virtex-E FPGAs

Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

CENG 4480 Lecture 11: PCB

Plane wave in free space Exercise no. 1

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0

Tale of a Differential Pair Measurement

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

HFSS Hybrid Finite Element and Integral Equation Solver for Large Scale Electromagnetic Design and Simulation

IP1001 LF DESIGN & LAYOUT GUIDELINES

FEKO Tutorial II. Mohammad S. Sharawi, Ph.D. Electrical Engineering Department

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide

MDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System

High-Speed DDR4 Memory Designs and Power Integrity Analysis

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation

Simulation Advances for RF, Microwave and Antenna Applications

Channels for Consideration by the Signaling Ad Hoc

A Proposed Set of Specific Standard EMC Problems To Help Engineers Evaluate EMC Modeling Tools

ECE ILLINOIS. ECE 451: Ansys HFSS Tutorial. Simulate and Analyze an Example of Microstrip Line. Drew Handler, Jerry Yang October 20, 2014

Vertical Conductive Structures

Advanced Surface Based MoM Techniques for Packaging and Interconnect Analysis

An Introduction to the Finite Difference Time Domain (FDTD) Method & EMPIRE XCcel

A novel method to reduce differential crosstalk in a highspeed

Using ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012

Antenna-Simulation of a Half-wave Dielectric Resonator filter

LAB # 3 Wave Port Excitation Radiation Setup & Analysis

Agilent Technologies Advanced Signal Integrity

Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects

PI2EQX6874ZFE 4-lane SAS/SATA ReDriver Application Information

Recent Via Modeling Methods for Multi-Vias in a Shared Anti-pad

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0

CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

REV CHANGE DESCRIPTION NAME DATE. A Release

Chapter 4 Determining Cell Size

CEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010

Estimation of Crosstalk among Multiple Stripline Traces Crossing a Split by Compressed Sensing

Copyright 2011 by Dr. Andrew David Norte. All Rights Reserved.

REV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

Symbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V

100BASE-T1 EMC Test Specification for ESD suppression devices

HFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc.

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

BGA Fanout Patterns. Charles Pfeil. Engineering Director Systems Design Division

EMC ISSUES OF WIDE PCB BUSES

Universal Keying Adapter 3+

A Crash Course on Using Agilent Advanced Design System (ADS)

SGM Channel, 6th-Order Video Filter Driver for SD/HD

HFSS: Optimal Phased Array Modeling Using Domain Decomposition

AN USB332x Transceiver Layout Guidelines

Outline. Darren Wang ADS Momentum P2

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009

PI2EQX6804-ANJE Four-lane SAS/SATA ReDriver Application Information May 13, 2011

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

This application note is written for a reader that is familiar with Ethernet hardware design.

Insights into EMC Chamber Design:

Understanding Strip (Finite) and Slot (Infinite) Ground based EM simulations in ADS

IMPLEMENTATION OF ANALYTICAL (MATLAB) AND NUMERICAL (HFSS) SOLUTIONS ADVANCED ELECTROMAGNETIC THEORY SOHAIB SAADAT AFRIDI HAMMAD BUTT ZUNNURAIN AHMAD

REV CHANGE DESCRIPTION NAME DATE. A Release

Mie scattering off plasmonic nanoparticle

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation

Advances in Measurement Based Transient Simulation

Workshop 3-1: Antenna Post-Processing

Ansoft HFSS Version 7 Training Section 5: Boundary Module

Connector Models Are They Any Good?

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

STRADA WHISPER. Backplane Connector DATA COMMUNICATIONS /// STRADA WHISPER BACKPLANE CONNECTOR

HFSS - Antennas, Arrays and FSS's. David Perry Applications Engineer Ansoft Corporation

Laboratory Assignment: EM Numerical Modeling of a Stripline

ASIX USB-to-LAN Applications Layout Guide

EM Analysis of High Frequency Printed Circuit Boards. Dr.-Ing. Volker Mühlhaus

Contents Contents Creating a Simulation Example: A Dipole Antenna AMDS User s Guide

RClamp3346P. Low Capacitance RClamp 6-Line ESD Protection. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics.

100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal

Tsi381 Board Design Guidelines

system into a useful numerical model

A Design of Experiments for Gigabit Serial Backplane Channels

Ethernet OptoLock EDL300T

BGA SSD with EMI Shielding

AN_8430_002 April 2011

Use of RF Absorbing Materials for EMI Control

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

GG450 4/5/2010. Today s material comes from p and in the text book. Please read and understand all of this material!

IDT PEB383 QFP Board Design Guidelines

Transcription:

EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY Jason R. Miller, Gustavo J. Blando, Roger Dame, K. Barry A. Williams and Istvan Novak Sun Microsystems, Burlington, MA 1

AGENDA Introduction Simulation Considerations Four different port configurations Simulation Results Single Ended Split Crossings Single Ended Slot Crossings Differential Split Crossings Interesting Split Plane Cases Correlations Impact of Trace and Pad Crossings on PDN Isolation Conclusions DesignCon 2009, Santa Clara, CA. February 4, 2009 2

INTRODUCTION (1/3) Increased functionality and decreased form factor, push PCB designs to be smaller and more densely packed This trend coupled with the differing device voltage and power requirements lead to splits in P/G planes, creating multiple plane puddles or islands Last year we looked at the impact of these islands on resonances 1 This year, we look at the impact of splits on signal traces and on PDN isolation. 17 inches 12 inches 1. J. Miller, G. Blando, B. Williams I. Novak, Impact of PCB Laminate Parameters on Suppressing Modal Resonances, DesignCon 2008. DesignCon 2009, Santa Clara, CA. February 4, 2009 3

INTRODUCTION (2/3) In addition to splits, signals can be forced to cross slots, which can arise due to various PCB or package cutouts Due to the splits or slots, signal integrity can be compromised, exhibiting increased crosstalk and exciting resonances. Signal crossings can also impact isolation between power domains, manifest as a higher transfer impedance. Slot width Slot length Split width Split length DesignCon 2009, Santa Clara, CA. February 4, 2009 4

INTRODUCTION (3/3) Overview of Test Cases Three plane layers: GND-POWER-GND Signal layer is GND-POWER referenced Split/slot exists on POWER layer ONLY Four GND vias connect upper and lower grounds together Uses one or two SE traces and then one or two differential pairs Port numbering Ports definition will be discussed in next slides DesignCon 2009, Santa Clara, CA. February 4, 2009 5

AGENDA Introduction Simulation Considerations Four different port configurations Simulation Results Single Ended Split Crossings Single Ended Slot Crossings Differential Split Crossings Interesting Split Plane Cases Correlations Impact of Trace and Pad Crossings on PDN Isolation Conclusions DesignCon 2009, Santa Clara, CA. February 4, 2009 6

SIMULATION CONSIDERATIONS Overview (1/2) Splits and slots create a discontinuity which scatters energy to the plane boundary and back to the ports In the first part of this study we wish to understand these. Thus we need to offset the absorbing boundary Later on, we will use an absorbing boundary so we can look at the effect of the split without plane resonances DesignCon 2009, Santa Clara, CA. February 4, 2009 7

SIMULATION CONSIDERATIONS Overview (2/2) Several alternatives exist for ports: 1. Lumped port defined between the trace and lower power plane 2. Modified lumped port 3. Wave port which is coplanar with the radiation boundary 4. Modified wave port which is internal to the problem using a PEC extension We will go over each of these in the following slides DesignCon 2009, Santa Clara, CA. February 4, 2009 8

SIMULATION CONSIDERATIONS Case 1: Lumped Port Nominally 50 ohms at low frequencies At higher frequencies, increasing return loss due to asymmetric port configuration relative to two planes DesignCon 2009, Santa Clara, CA. February 4, 2009 9

SIMULATION CONSIDERATIONS Case 1: Lumped Port (cont) Shows resonances in loss profile These are due to port discontinuity (scattering of energy) interacting with plane boundaries and exciting standing waves (radiation boundary pulled back) DesignCon 2009, Santa Clara, CA. February 4, 2009 10

SIMULATION CONSIDERATIONS Case 2: Modified Lumped Port Modified lumped port uses PEC to redistribute currents to upper and lower planes creating a more symmetric launch Lumped port is defined horizontally between PEC and trace edge DesignCon 2009, Santa Clara, CA. February 4, 2009 11

SIMULATION CONSIDERATIONS Case 3: Wave Port Wave port shows resonance-free loss profile None of the issues with (1) are observed Disadvantage is that wave port must not be internal to problem geometry so rad boundary is flush with plane edge suppressing resonances DesignCon 2009, Santa Clara, CA. February 4, 2009 12

SIMULATION CONSIDERATIONS Case 4: Modified Wave Port Circumvents requirement to place wave port on problem boundary using a PEC cap Problem here is PEC width introduces its own boundary condition, which depends on the width of the wave port DesignCon 2009, Santa Clara, CA. February 4, 2009 13

SIMULATION CONSIDERATIONS Conclusions Port definition has a significant impact on the simulation results Ports can act like a discontinuity, scattering energy to the plane boundary Splits act as a discontinuity, scattering energy to its surroundings These resonances depend on the plane dimensions and location of split relative to plane boundaries i.e., they are very particular to the PCB design As such, going forward we will segment the problem and look at the impact of the split in the absence of plane reflections. This will be achieved using a flush radiation boundary This represents the case, for example, with perfectly terminated plane pair or electrically large boards Also, going forward we will use the modified lumped port, I.e., (2) DesignCon 2009, Santa Clara, CA. February 4, 2009 14

AGENDA Introduction Simulation Considerations Four different port configurations Simulation Results Single Ended Split Crossings Single Ended Slot Crossings Differential Split Crossings Interesting Split Plane Cases Correlations Impact of Trace and Pad Crossings on PDN Isolation Conclusions DesignCon 2009, Santa Clara, CA. February 4, 2009 15

SIMULATION RESULTS SE Split DesignCon 2009, Santa Clara, CA. February 4, 2009 16

SIMULATION RESULTS SE Split Impact of Ground Offset DesignCon 2009, Santa Clara, CA. February 4, 2009 17

SIMULATION RESULTS SE Split Impact of Split Width DesignCon 2009, Santa Clara, CA. February 4, 2009 18

AGENDA Introduction Simulation Considerations Four different port configurations Simulation Results Single Ended Split Crossings Single Ended Slot Crossings Differential Split Crossings Interesting Split Plane Cases Correlations Impact of Trace and Pad Crossings on PDN Isolation Conclusions DesignCon 2009, Santa Clara, CA. February 4, 2009 19

SIMULATION RESULTS SE Slot Next we look at the slot case A slot is different than split in that energy can be reflected due to metal sides of the slot allowing for additional losses and resonances And these resonances won t be suppressed by a flush radiation boundary The lowest possible resonances is the half-wave resonance DesignCon 2009, Santa Clara, CA. February 4, 2009 20

SIMULATION RESULTS SE Slot Impact of Slot Length Notice that there is a peak in the crosstalk and IL depending on the slot length Also notice that the NEXT, FEXT and IL are WORSE than the split case for all slot lengths DesignCon 2009, Santa Clara, CA. February 4, 2009 21

SIMULATION RESULTS SE Slot Impact of Slot Length (cont) split solid 25 22 19 16 13 Frequency [GHz] 10 7 4 Slot-Solid Slot-Split 1 20-20 -40-60 -80-100 Near End Crosstalk [db] 400 384 260 100 Slot Length [mil] Insertion Loss [db] 0-0.5-1 -1.5-2 split 1 4 7 10 13 16 Frequency [GHz] 19 Slot-Solid Slot-Split solid 20 200 380 400 22 Slot Length 25 [mil] DesignCon 2009, Santa Clara, CA. February 4, 2009 22

SIMULATION RESULTS SE Slot Impact of Slot Length (cont) Half wavelength is so low that we don t see the effect of the slot on crosstalk See the effect of the split more than slot with increasing frequency, we see increasing crosstalk As the slot gets shorter, we start to see the peak in the NEXT lining up with the half wavelength of the slot Above 140 mils, the half wavelength of the slot is beyond what we simulated Finally, for the shortest slots, we return to the solid plane case where we observe the peak NEXT occurring at the quarter-wave peak DesignCon 2009, Santa Clara, CA. February 4, 2009 23

AGENDA Introduction Simulation Considerations Four different port configurations Simulation Results Single Ended Split Crossings Single Ended Slot Crossings Differential Split Crossings Interesting Split Plane Cases Correlations Impact of Trace and Pad Crossings on PDN Isolation Conclusions DesignCon 2009, Santa Clara, CA. February 4, 2009 24

SIMULATION RESULTS Differential Split 12 mil 30 mil 12 mil 20 mil NOTE: center-to-center distances DesignCon 2009, Santa Clara, CA. February 4, 2009 25

SIMULATION RESULTS Differential Split Impact of Intra Pair Coupling Pair to pair coupling stayed constant at about 10% of the intra coupling In general, tightly coupled diff pairs show less impact of the split on crosstalk The greatest increase in NEXT occurs at λ/4 of the coupled line length At these frequencies, the coupling can be significantly more even for tightly coupled pairs 6, 8,12 mil 12, 15, 20 mil DesignCon 2009, Santa Clara, CA. February 4, 2009 26

AGENDA Introduction Simulation Considerations Four different port configurations Simulation Results Single Ended Split Crossings Single Ended Slot Crossings Differential Split Crossings Interesting Split Plane Cases Correlations Impact of Trace and Pad Crossings on PDN Isolation Conclusions DesignCon 2009, Santa Clara, CA. February 4, 2009 27

SIMULATION RESULTS Interesting Split Plane Cases: The Power Puddle Power islands or puddles create a split boundary on all sides around the plane s periphery Like the slot, the moat around the island can serve as a resonator This ring resonator can be excited by a trace crossing, for example The difference is that the lowest resonance frequency is when the perimeter is equal to one wavelength This makes the plane resonance frequency twice as low as the slot resonance DesignCon 2009, Santa Clara, CA. February 4, 2009 28

SIMULATION RESULTS Interesting Split Plane Cases: The Power Puddle 250x250 300x100 200x200 100x100 DesignCon 2009, Santa Clara, CA. February 4, 2009 29

SIMULATION RESULTS Interesting Split Plane Cases: The Power Puddle Sweep PWR-GND separation from 200 mils to 2 mils Thinner PWR-GND dielectrics will reduce the plane puddle resonance and lower the Q 2 80 200 DesignCon 2009, Santa Clara, CA. February 4, 2009 30

SIMULATION RESULTS Interesting Split Plane Cases: The Power Puddle Sweep the moat width 20 mils to 1 mils Smaller moat widths will reduce the resonance and make it lower Q 1 20 DesignCon 2009, Santa Clara, CA. February 4, 2009 31

SIMULATION RESULTS Conclusions Solid ground planes immediately below splits can minimize the effect of the split on signal propagation if separated less by than 1-2X the split width vertically. Split width is not nearly as important a parameter as the presence of a split. Crosstalk between single ended traces is significantly higher in the presence of a split plane. Slots can introduce greater peak crosstalk than splits due to resonances setup by the slot edges. Splits increase the crosstalk between differential pairs and increase the differential to common-mode noise conversion. The greatest increase in crosstalk due to a split (relative to a solid plane) occurs above the λ/4 of the coupled line length. When one considers this frequency region, it is practically difficult to separate differential pairs in the presence of a split such that the crosstalk is the same as if the plane was solid. DesignCon 2009, Santa Clara, CA. February 4, 2009 32

SIMULATION RESULTS Conclusions Power puddles or islands also resonate like slots but have a resonance frequency two times lower DesignCon 2009, Santa Clara, CA. February 4, 2009 33

AGENDA Introduction Simulation Considerations Four different port configurations Simulation Results Single Ended Split Crossings Single Ended Slot Crossings Differential Split Crossings Interesting Split Plane Cases Correlations Impact of Trace and Pad Crossings on PDN Isolation Conclusions DesignCon 2009, Santa Clara, CA. February 4, 2009 34

CORRELATION RESULTS Overview Utilize scaled test structure to facilitate milling the split To make sure our parameterized results are accurate, the same deck was used and only the dimensions were scaled Consists of two 3 mm wide striplines routed 10 mm center to center The two traces are vertically centered in 126 mil thick FR4 dielectric Measured using Agilent E8363A VNA Simulated with HFSS v11 2000 mil 8000 mil DesignCon 2009, Santa Clara, CA. February 4, 2009 35

CORRELATION RESULTS NEXT, IL and RL DesignCon 2009, Santa Clara, CA. February 4, 2009 36

AGENDA Introduction Simulation Considerations Four different port configurations Simulation Results Single Ended Split Crossings Single Ended Slot Crossings Differential Split Crossings Interesting Split Plane Cases Correlations Impact of Trace and Pad Crossings on PDN Isolation Conclusions DesignCon 2009, Santa Clara, CA. February 4, 2009 37

IMPACT OF TRACE AND PAD CROSSINGS ON PDN ISOLATION Coupling between independent power domains can happen due to a variety of reasons 1. Edge coupling of plane shapes 2. Broadside coupling of plane layers 3. Intentional stitching caps 4. Traces or pads running over shapes We look at (4) here The impact of (4) can be small on the self-impedance profile The impact on the transfer impedance and isolation can be much greater 1.E+01 1.E+00 1.E-01 1.E-02 Impedance magnitude [Ω] no trace coupling trace coupling 1.E+08 1.E+09 Frequency [Hz] DesignCon 2009, Santa Clara, CA. February 4, 2009 38

IMPACT OF TRACE AND PAD CROSSINGS ON PDN ISOLATION Simulation and Measurement Results 1.E-01 1.E-01 1.E-02 measured 1.E-02 measured as-is 1.E-03 1.E-04 1.E-05 simulated 1.E+05 1.E+07 1.E+09 Frequency [Hz] 1.E-03 1.E-04 measured w/ trace cut and pad peeled 1.E+05 1.E+07 1.E+09 Frequency [Hz] DesignCon 2009, Santa Clara, CA. February 4, 2009 39

AGENDA Introduction Simulation Considerations Four different port configurations Simulation Results Single Ended Split Crossings Single Ended Slot Crossings Differential Split Crossings Interesting Split Plane Cases Correlations Impact of Trace and Pad Crossings on PDN Isolation Conclusions DesignCon 2009, Santa Clara, CA. February 4, 2009 40

CONCLUSIONS Signals transversing splits or slots can have energy reflected due to the discontinuity. This energy will introduce a host of issues which we have explored We specifically divided the problem into plane resonance issues and nonplane resonance issues by carefully defining the port and boundary conditions Plane resonance issues can have a DOMINANT effect on the SI picture if the planes aren t perfectly terminated, well bypassed or electrically large Non-plane resonance issues include more crosstalk and more losses. Differential traces may not side step these issues, especially at λ/4 frequencies We showed that slots can be excited (just like planes) and introduce additional crosstalk and loss beyond the split plane case. Plane islands can also introduce unique issues worth paying attention to. Finally, we showed that fairly innocent-looking split crossings can significantly reduce power domain isolation DesignCon 2009, Santa Clara, CA. February 4, 2009 41

To download source files for the solver simulation decks: www.hfss-forum.com 42