Hours / 100 Marks Seat No.

Similar documents
Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Hours / 100 Marks Seat No.

Scheme G. Sample Test Paper-I

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

END-TERM EXAMINATION

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

Code No: R Set No. 1

R10. II B. Tech I Semester, Supplementary Examinations, May

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

DE Solution Set QP Code : 00904

R07

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

Injntu.com Injntu.com Injntu.com R16

(ii) Simplify and implement the following SOP function using NOR gates:

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Code No: R Set No. 1

Digital Logic Design Exercises. Assignment 1

Code No: R Set No. 1

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS


R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

10EC33: DIGITAL ELECTRONICS QUESTION BANK

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Code No: 07A3EC03 Set No. 1

Scheme I. Sample Question Paper

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

DIGITAL ELECTRONICS. P41l 3 HOURS

VALLIAMMAI ENGINEERING COLLEGE

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

DIGITAL ELECTRONICS. Vayu Education of India

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

SEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE)

VALLIAMMAI ENGINEERING COLLEGE

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

1. Draw general diagram of computer showing different logical components (3)

D I G I T A L C I R C U I T S E E

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

ECE 341 Midterm Exam

SECTION-A

CS/IT DIGITAL LOGIC DESIGN

Digital logic fundamentals. Question Bank. Unit I

SEMESTER SYSTEM, PROPOSED SCHEME FOR B.Sc. (ELECTRONICS), B.Sc. (ELECTRONICS MAINTENANCE)

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

Programmable Logic Devices

Applied Mathematics [AMT] S.Y. Diploma : Sem. III [CO/CM/IF/CD]

Computer Logical Organization Tutorial

LABORATORY MANUAL VLSI DESIGN LAB EE-330-F

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

Digital Techniques. Lecture 1. 1 st Class

Philadelphia University Student Name: Student Number:

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

LAB #1 BASIC DIGITAL CIRCUIT

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

EE 109L Review. Name: Solutions

NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III)

IA Digital Electronics - Supervision I

Digital Fundamentals. Integrated Circuit Technologies

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta

QUESTION BANK FOR TEST

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

ECE 341 Midterm Exam

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

COPYRIGHTED MATERIAL INDEX

Computer Architecture: Part III. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

EE 109L Final Review

GATE CSE. GATE CSE Book. November 2016 GATE CSE

GARDEN CITY UNIVERSITY. Bachelor of Computer Applications SEMESTER- I. Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04

Old Question Papers of PGDCA 1 st Semester H.K. Hi-Tech (College of IT & Management) H.K. Hi-Tech College of IT & Management

Recitation Session 6

Department of Computer Science & Engineering. Lab Manual DIGITAL LAB. Class: 2nd yr, 3rd sem SYLLABUS

Question Total Possible Test Score Total 100

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

FIRST SEMESTER BCA Syllabus Copy BCA103T : PROBLEM SOLVING TECHNIQUES USING C

Final Exam Solution Sunday, December 15, 10:05-12:05 PM

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

1. Mark the correct statement(s)

Combinational Circuits

the absence of a signal. produce a result at one or more of their outputs. parallel. Y= AB. interconnected. connected. changed.

MLR Institute of Technology

DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

Chapter 4. Combinational Logic

Transcription:

17320 21718 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Figures to the right indicate full marks. (4) Assume suitable data, if necessary. (5) Mobile Phone, Pager and any other Electronic Communication devices are not permissible in Examination Hall. 1. a) Attempt any SIX of the following: 12 Convert (AC) H into binary and octal. Draw symbol, Truth table and logical equation of Ex-OR gate. (iii) Draw logic diagram of half adder and write its logical equation. (iv) Draw symbol of positive edge triggered and negative. (v) Specify the function of 1) IC 74245 2) IC 74151 (vi) What is Flash memory? (vii) Write applications of DAC and ADC. (viii) List advantages of TTL logic family. P.T.O.

17320 [ 2 ] b) Attempt any TWO of the following: 8 Perform binary subtraction using 2 s complement method. (12) 10 (08) 10 Convert following expression into canonical SOP form Y = A + BC + ABC (iii) Draw excitation table for RS Flip-flop and JK filp-flop. 2. Attempt any FOUR of the following: 16 a) Compare TTL, ECL and CMOS logic family on following points: Basic gates Component used (iii) Propagation delay (iv) Power dessipation b) Design half subtractor using truth table and k-map. c) Draw 4 bit left shift SISO registor, truth table and waveforms for data 1011. d) Study the following circuit and draw waveforms for Q and x. consider last value of Q = 1. Fig. No. 1

17320 [ 3 ] e) Differentiate between weighted resistor method DAC and R-2R ladder DAC. (any four points) f) Find out Gray code and excess-3 code of given numbers. (28) 10 (64) 10 3. Attempt any FOUR of the following: 16 a) Minimize the following expression using k-map and realize it using basic logic gates. Y = / m ( 1, 3, 4, 5, 6, 7) b) What is race around condition? How it can be avoided? c) Draw and explain the operation of 2 input totem pole TTL NAND gate with circuit diagram. d) Perform BCD addition. ( 983) + ( 274) 10 10 State the rules of BCD additions e) Draw and explain working of single slope ADC. f) Differentiate between Static RAM and dynamic RAM Volatile and Non-Volatile memory 4. Attempt any FOUR of the following: 16 a) Add binary numbers. ( 10110. 110) + ( 1001. 1) Multiply 2 2 (1110) # (101) 2 2 b) Realize the following expression using only NOR gate. Y = (ABC + B + C). C P.T.O.

17320 [ 4 ] c) Draw and explain working of single digit BCD adder using IC 7483. d) Design a 3 bit synchronous up counter and draw it. e) Draw single digit memory cell using NAND gates and explain working with truth table. f) Identify function of IC 7481 and 2716 and draw its pin diagram. 5. Attempt any FOUR of the following: 16 a) Compare single slope ADC and dual slope ADC (any four points). b) How are memories classified? Explain any two types of memories. c) Why NAND and NOR gates are called as universal gates. Derive basic gates using NOR gates only. d) Write a truth table for given circuit if A B changes from 00 to 11. Fig. No. 2 e) Draw binary to gray code converter and write its truth table. f) Draw 4 - bit twisted ring counter and explain working with truth table and waveforms.

17320 [ 5 ] 6. Attempt any FOUR of the following: 16 a) Draw the pinout configuration for IC 7402 IC 7404 b) Implement 1:16 Demux using 1:4 Demux write a truth table. c) Draw pin diagram of IC PCF 8591 and list four features. d) Design and draw MOD-6 counter using IC 7490. e) Draw block diagram of ALU 74181 and explain. f) Calculate output voltage for 4 bit binary weighted resistor DAC for binary inputs and V ref = 5V. 1010 1100